| Datenblatt-Suchmaschine für elektronische Bauteile |
|
SPEAR600 Datenblatt(PDF) 87 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR600 Datenblatt(HTML) 87 Page - STMicroelectronics |
|
87 / 97 page ![]() SPEAr600 Timing characteristics Doc ID 16259 Rev 3 87/97 The Motorola SPI interface is a four-wire interface where SSP_SS signal behaves as a slave select. The main feature of the Motorola SPI format is that the inactive state and phase of the output clock signal are programmable through the CPOL (clock polarity) and CPHA (clock phase) parameters inside an IP control register. ● CPOL, clock polarity: When CPOL clock polarity control parameter is low, it produces a steady state low value on the output clock pin. If this parameter is high, a steady state high value is placed on the output clock pin when data is not being transferred. ● CPHA, clock phase: The CPHA clock phase control parameter selects the clock edge that captures data and allows it to change state. When CPHA is low, data is captured on the first clock edge transition after slave selection and is changed on the second clock edge transition. If the CPHA clock phase control parameter is high, data is captured on the second clock edge transition after the slave selection and is changed on the first clock edge transition. 6.8.1 SPI master mode timings (CPHA = 0) Table 57. Timing requirements for SPI mode on MISO pad [CPHA = 0] No parameters CPOL SPI1 SPI2 SPI3 unit 13 Setup time, MISO (input) valid before SSP_SCLK (output) rising edge 0 9.563 10.759 10.357 ns 14 Setup time, MISO (input) valid before SSP_SCLK (output) falling edge 1 9.632 10.804 10.427 ns 15 Hold time, MISO (input) valid after SSP_SCLK (output) rising edge 0 -8.849 -10.112 -9.753 ns 16 Hold time, MISO (input) valid after SSP_SCLK (output) falling edge 1 -8.956 -10.149 -9.785 ns Table 58. Timing requirements for SPI mode on MOSI pad [CPHA = 0] No parameters CPOL SPI1 SPI2 SPI3 unit 17 Delay time, SSP_SCLK (output) falling edge to MOSI (output) transition 0 -0.675 -1.141 -1.638 ns 18 Delay time, SSP_SCLK (output) rising edge to MOSI (output) transition 1 -0.607 -1.097 -1.568 ns |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |