Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AX88141 Datenblatt(PDF) 17 Page - ASIX Electronics Corporation

Teilenummer AX88141
Bauteilbeschribung  100BASE-TX/FX PCI BUS FAST ETHERNET MAC CONTROLLER WITH POWER MANAGEMENT
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88141 Datenblatt(HTML) 17 Page - ASIX Electronics Corporation

Back Button AX88141 Datasheet HTML 13Page - ASIX Electronics Corporation AX88141 Datasheet HTML 14Page - ASIX Electronics Corporation AX88141 Datasheet HTML 15Page - ASIX Electronics Corporation AX88141 Datasheet HTML 16Page - ASIX Electronics Corporation AX88141 Datasheet HTML 17Page - ASIX Electronics Corporation AX88141 Datasheet HTML 18Page - ASIX Electronics Corporation AX88141 Datasheet HTML 19Page - ASIX Electronics Corporation AX88141 Datasheet HTML 20Page - ASIX Electronics Corporation AX88141 Datasheet HTML 21Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 43 page
background image
AX88141
PRELIMINARY
ASIX ELECTRONICS CORPORATION
17
CONFIDENTIAL
Tab - 15 SSID Configuration ID Register Description
3.2.11 New Capabilities Pointer (CNCP)
FIELD
R/W
DESCRIPTION
7:0
R
New Capabilities Pointer :
Point to Power management registers starting address, value is 44H
Tab - 16 CNCP Configuration ID Register Description
3.2.12 Power Management register block (Offset 44H to 49H)
OFFSET R/W
DESCRIPTION
44H
R
Capability ID :
The value is 01H to indicate power management block.
45H
R
Next item pointer :
The value is 00H to indicate this is the last block
46H
R
Power management capabilities, :
The value is 21H to indicate version 1.0 of PCI power management specification and need a device specific initialization
sequence following transition to the DO uninitialized state
47H
R
Power management capabilities :
The value is 48H to indicate PME# support from Do and D3 hot state.
48-49H
R/W Power management status :
<15> : PME# status
--
Set when the function would normally assert the PME# signal independent of the state of the PME# pin enable
bit. Write a “1” to this bit will clear it and cause the function to stop asserting a PME# (if enabled). Write a “0” no
effect. When reset default is “0”.
<8>
: PME# pin enable control bit --
A “1” enable the function to assert PME#. Writing a “0” PME# assertion is disabled. When reset default is “0”
<1:0> : Power state --
Only 00 (D0) and 11 (D3) supported
Tab - 17 CSID Configuration ID Register Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com