Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADE9178 Datenblatt(PDF) 119 Page - Analog Devices

Teilenummer ADE9178
Bauteilbeschribung  Energy Management DSP with PEN Fault Detection
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE9178 Datenblatt(HTML) 119 Page - Analog Devices

Back Button ADE9178 Datasheet HTML 114Page - Analog Devices ADE9178 Datasheet HTML 115Page - Analog Devices ADE9178 Datasheet HTML 116Page - Analog Devices ADE9178 Datasheet HTML 117Page - Analog Devices ADE9178 Datasheet HTML 118Page - Analog Devices ADE9178 Datasheet HTML 119Page - Analog Devices ADE9178 Datasheet HTML 120Page - Analog Devices ADE9178 Datasheet HTML 121Page - Analog Devices ADE9178 Datasheet HTML 122Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 119 / 122 page
background image
Data Sheet
ADE9178
REGISTER DETAILS: ADE9178
analog.com
Rev. A | 119 of 122
Table 34. ADE9178 Register Details (Continued)
Addr
Name
Bits
Bit Name
Settings
Description
Reset
Access
dip condition, as calculated by
RMSHALF.
1
AIDIPHALF
Phase A Current Dip Condition
Detected. Set this bit to enable
an interrupt when the phase A
current is in the dip condition
and is zero when it is not in a
dip condition, as calculated by
RMSHALF.
0x0
R/W
0
AVDIPHALF
Phase A Voltage Dip Condition
Detected. Set this bit to enable
an interrupt when the phase A
voltage is in the dip condition
and is zero when it is not in a
dip condition, as calculated by
RMSHALF.
0x0
R/W
0x409
ERROR_MASK
[31:23]
RESERVED
Reserved.
0x0
R
22
ERROR7
Error7 Bit Mask. Set this bit
to enable an interrupt when an
internal error occurs.
0x1
R/W
21
ERROR6
Error6 Bit Mask. Set this bit
to enable an interrupt when an
internal error occurs.
0x1
R/W
20
ADC3_STATUS2
ADC3 STATUS2 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS2 register of ADC3 are
set.
0x1
R/W
19
ADC3_STATUS1
ADC3 STATUS1 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS1 register of ADC3 are
set.
0x1
R/W
18
ADC3_STATUS0
ADC3 STATUS0 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS0 register of ADC3 are
set.
0x1
R/W
17
ADC2_STATUS2
ADC2 STATUS2 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS2 register of ADC2 are
set.
0x1
R/W
16
ADC2_STATUS1
ADC2 STATUS1 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS1 register of ADC2 are
set.
0x1
R/W
15
ADC2_STATUS0
ADC2 STATUS0 Bit Mask. Set
this bit to enable an interrupt
when one or more bits of
STATUS0 register of ADC2 are
set.
0x1
R/W
14
ADC1_STATUS2
ADC1 STATUS2 Bit Mask. Set
this bit to enable an interrupt
0x1
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com