Data Sheet

ADRF5060

Nonreflective RF Path Selector SP3T with Bypass, 100MHz to 20GHz

Rev. 0

DOCUMENT FEEDBACK

TECHNICAL SUPPORT

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices

for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change

without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered

trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability.

FEATURES

►

Wideband frequency range: 100MHz to 20GHz

►

Nonreflective design with on-chip 50Ω terminations

►

Low insertion loss

►

0.7dB typical to 12GHz (external path)

►

0.95dB typical to 20GHz (external path)

►

1.15dB typical to 12GHz (through path)

►

1.3dB typical to 20GHz (through path)

►

High isolation

►

50dB typical to 12GHz

►

42dB typical to 20GHz

►

High input linearity

►

P0.1dB: >33dBm typical

►

Input IP3: >58dBm typical

►

High RF input power

►

30dBm external paths

►

18dBm terminated path

►

30dBm hot switching

►

ESD ratings

►

HBM: ±1.25kV for all pins

►

CDM: ±500V for all pins

►

On time and off time (50% V1 or V2 to 10% to 90% of RFOUT):

60ns

►

0.1dB RF settling time (50% V1 or V2 to 0.1dB of final RFOUT):

110ns

►

No low frequency spurs

►

30-terminal, 4mm × 3mm, LGA packaging

APPLICATIONS

►

Test instrumentation

►

Military radios, radars, and electronic counter measures (ECMs)

►

Microwave radios and very small aperture terminals (VSATs)

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The ADRF5060 is a bidirectional, nonreflective RF path selector,

SP3T with bypass manufactured in a silicon on insulator (SOI)

process.

The ADRF5060 operates from 100MHz to 20GHz with an insertion

loss of lower than 1.3dB on through path and isolation of higher

than 42dB. The ADRF5060 has an RF input power handling capa-

bility of 33dBm external paths, 18dBm terminated path, and 30dBm

hot switching at the RFIN or RFOUT port.

The ADRF5060 requires a dual-supply voltage of +3.3V and −3.3V.

The device can also operate with a single positive supply voltage

(VDD) pin applied while the negative supply pin (VSS) is tied to

ground. In this operating condition, the small signal performance is

maintained while the switching characteristics, linearity, and power

handling performance are derated, see Figure 2.

The ADRF5060 employs complimentary metal-oxide semiconductor

(CMOS)-/low-voltage, transistor to transistor logic (LVTTL) logic-

compatible controls.

The ADRF5060 has three digital input pins (V1, V2, and XC)

to control the digital switch states, including an all-off state and

an additional control for cross port selection. See the Theory of

Operation section for additional information.

The ADRF5060 comes in a 4 mm × 3 mm, LGA package.