ST7SCR_07 datasheet(39/101 Pages) STMICROELECTRONICS

Teilenummer	ST7SCR

Bauteilbeschribung	8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER

PDF	101 Pages

Scroll/Zoom	100%

Hersteller	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

39 / 101 page

ST7SCR

39/101

MISCELLANEOUS REGISTER 3 (MISCR3)

Reset Value: 0000 0000 (00h)

Read/Write

This register is used to configure the edge and the

level sensitivity of the Port A and Port C external

interrupt. This means that all bits of a port must

have the same sensitivity.

If a write access modifies bits 7:4, it clears the

pending interrupts.

CTRL0_C, CTRL1_C : Sensitivity on port C

CTRL0_A, CTRL1_A : Sensitivity on port A

MISCELLANEOUS REGISTER 4 (MISCR4)

Reser Value : 0000 0000 (00h).

Read/Write

Bit 7 = Reserved.

Bit 6 = PLL_ON PLL Activation

0: PLL disabled

1: PLL enabled

Note: The PLL must be disabled before a HALT

instruction.

Bit 5 = CLK_SEL Clock Selection

This bit is set and cleared by software.

0: CPU frequency = 4MHz

1: CPU frequency = 8MHz

Bits 4:1 = Reserved.

Bit 0 = LOCK PLL status bit

0: PLL not locked. fCPU = fOSC external clock fre-

quency.

1: PLL locked. fCPU = 4 or 8 MHz depending on

CLKSEL bit.

CTR

L1_A

CTR

L0_A

CTR

L1_C

CTR

L0_C

---

CTR

L1_X

CTR

L0_X

External

Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

PLL

_ON

CLK_

SEL

LOCK

ST7SCR Datenblatt(PDF) 39 Page - STMicroelectronics

ST7SCR Datenblatt(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL