ST7SCR_07 datasheet(45/101 Pages) STMICROELECTRONICS

45 / 101 page

ST7SCR

45/101

TIMEBASE UNIT (Cont’d)

12.2.5 Low Power Modes

12.2.6 Interrupts

Note: The OVF interrupt event is connected to an

interrupt vector (see Interrupts chapter).

It generates an interrupt if the ITE bit is set in the

TBUCSR register and the I-bit in the CC register is

reset (RIM instruction).

12.2.7 Register Description

TBU COUNTER VALUE REGISTER (TBUCV)

Read/Write

Reset Value: 0000 0000 (00h)

Bits 7:0 = CV[7:0] Counter Value

This register contains the 8-bit counter value

which can be read and written anytime by soft-

ware. It is continuously incremented by hardware if

TCEN=1.

TBU CONTROL/STATUS REGISTER (TBUCSR)

Read/Write

Reset Value: 0000 0000 (00h)

Bits [7:6] = Reserved. Forced by hardware to 0.

Bit 5 = OVF Overflow Flag

This bit is set only by hardware, when the counter

value rolls over from FFh to 00h. It is cleared by

software reading the TBUCSR register. Writing to

this bit does not change the bit value.

0: No overflow

1: Counter overflow

Bit 4 = ITE Interrupt enabled.

This bit is set and cleared by software.

0: Overflow interrupt disabled

1: Overflow interrupt enabled. An interrupt request

is generated when OVF=1.

Bit 3 = TCEN TBU Enable.

This bit is set and cleared by software.

0: TBU counter is frozen and the prescaler is reset.

1: TBU counter and prescaler running.

Bits 2:0 = PR[2:0] Prescaler Selection

These bits are set and cleared by software to se-

lect the prescaling factor.

Mode

Description

WAIT

No effect on TBU

HALT

TBU halted.

Interrupt

Event

Flag

Enable

Control

Bit

Exit

from

Wait

Exit

from

Halt

Counter Over-

flow Event

OVF

ITE

Yes

CV7CV6

CV5CV4

CV3CV2

CV1

CV0

OVF

ITE

TCEN

PR2

PR1

PR0

PR2 PR1 PR0

Prescaler Division Factor

128

256

ST7SCR Datenblatt(PDF) 45 Page - STMicroelectronics

ST7SCR Datenblatt(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL