CC1404P datasheet(32/44 Pages) TI2

32 / 44 page

7 Detailed Description

The RF core is a highly flexible and future-proof radio module that contains a 32-bit processor that interfaces

the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the

information bits in a given packet structure. The RF core offers a high-level, command-based API through the

SPI interface to the host CPU where configurations and data are passed through.

The RF core can autonomously handle the time-critical aspects of the radio protocols, which reduces power and

leaves more resources for the user application. Several signals are also available to control external circuitry,

such as RF switches or range extenders autonomously.

The various physical layer radio formats are partly built as a software-defined radio where the radio behavior

is delivered in the form of firmware patches. This allows the radio platform to be updated for support of future

versions of standards, even with over-the-air (OTA) updates while still using the same silicon.

7.1 Radio (RF Core)

The low-power RF Core (LRF) implements a high-performance and highly flexible RF subsystem containing

RF and baseband circuitry in addition to a software-defined digital radio (LRFD). LRFD provides a high-level,

command-based API to a host CPU and handles all of the timing-critical and low-level details of many different

radio PHYs. Several signals are also available to control external circuitry, such as RF switches or range

extenders, autonomously. The modem is highly configurable and has the flexibility to support future standards. It

is not programmable by customers but is instead loaded with precompiled images provided in the radio driver in

the SimpleLink™ software development kit (SDK). This mechanism allows the radio platform to be updated for

support of future versions of standards with over-the-air (OTA) updates while still using the same silicon. LRFD

stores the code images in the RF SRAM and does not make use of any ROM memory; thus, image loading from

flash only occurs once after boot, and no patching is required when exiting power modes.

CC1404P

SWRS300 – SEPTEMBER 2026

www.ti.com

Submit Document Feedback

Product Folder Links: CC1404P

CC1404P Datenblatt(PDF) 32 Page - Texas Instruments