910GL datasheet(50/426 Pages) INTEL

50 / 426 page

Signal Description

Datasheet

Interface

Signal Name

I/O

State During

RSTIN#

Assertion

State After RSTIN#

De-assertion

Pull-up/

Pull-down

SWE_B#

TRI

SDQ_B[63:0]

I/O

TRI

System

Memory

(DDR)

SDM_B[7:0]

TRI

SDQS_B[7:0]

I/O

TRI

SDQS_B[7:0]#

I/O

TRI

SCKE_B[3:0]

SRCOMP0

I/O

TRI

TRI (after RCOMP)

TRI

SRCOMP1

I/O

TRI

TRI (after RCOMP)

TRI

SM_SLEWIN[1:0]

SM_SLEWOU[1:0]

TRI

TRI (after RCOMP)

TRI

SMVREF[1:0]

SOCOMP[1:0]

I/O

TRI

DDR2: 40

Ω

resistor to

ground

Table 2-4. PCI Express* Graphics x16 Port Reset and S3 States

Interface

Signal Name

I/O

State During

RSTIN#

Assertion

State After RSTIN#

De-assertion

Pull-up/

Pull-down

EXP_RXN[15:0]

I/O

CMCT

EXP_RXP[15:0]

I/O

CMCT

EXP_TXN[15:0]

CMCT 1.0 V

EXP_TXP[15:0]

CMCT 1.0 V

EXP_COMPO

TRI

TRI (after RCOMP)

TRI

PCI

Express*-

Graphics

EXP_COMPI

TRI

TRI (after RCOMP)

TRI

Table 2-5. DMI Reset and S3 States

Interface

Signal Name

I/O

State During

RSTIN#

Assertion

State After RSTIN#

De-assertion

Pull-up/ Pull-

down

DMI_RXN[3:0]

I/O

CMCT

DMI_RXP[3:0]

I/O

CMCT

DMI_TXN[3:0]

CMCT 1.0 V

DMI

DMI_TXP[3:0]

CMCT 1.0 V

910GL Datenblatt(PDF) 50 Page - Intel Corporation

910GL Datenblatt(HTML) 50 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL