910GL datasheet(59/426 Pages) INTEL

59 / 426 page

Datasheet

3.3.3

Primary PCI and Downstream Configuration Mechanism

If the Bus Number in the CONFIG_ADDRESS is non-zero, and falls outside the range claimed

by the Host-PCI Express bridge (not between upper bound in device’s Subordinate Bus Number

generate a Type 1 DMI Configuration Cycle. This DMI configuration cycle will be sent over the

DMI.

If the cycle is forwarded to the Intel ICH6 via the DMI, the Intel ICH6 compares the non-zero

Bus Number with the Secondary Bus Number and Subordinate Bus Number registers of its PCI-

to-PCI bridges to determine if the configuration cycle is meant for ICH6 PCI Express ports one of

the Intel ICH6’s devices, the DMI, or a downstream PCI bus.

Figure 3-3. DMI Type 0 Configuration Address Translation

24 23

16 15

11 10

8 7

2 1

DMI_Typ0_Config

Reserved

Bus Number

Device

Number

Function

Double

Word

24 23

16 15

11 10

Reserved

Bus Number

Device

Number

Function

Double

Word

OCFBh

DMI Type 0 Configuration Address Extension

Configuration Address

OCFAh

OCF9h

OCF8h

Figure 3-4. DMI Type 1 Configuration Address Translation

24 23

16 15

11 10

DMI_Typ1_Config

Reserved

Bus Number

Device

Number

Function

Double

Word

24 23

16 15

11 10

Reserved

Bus Number

Device

Number

Function

Double

Word

OCFBh

DMI Type 1 Configuration Address Extension

Configuration Address

OCFAh

OCF9h

OCF8h

910GL Datenblatt(PDF) 59 Page - Intel Corporation

910GL Datenblatt(HTML) 59 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL