AM7968-125JC datasheet(93/127 Pages) AMD

93 / 127 page

AMD

TAXIchip Integrated Circuits Technical Manual

8.2 Receiver Connections

Refer to Figure 8-2.

Grounding SERIN– puts the Receiver in Test Mode. SERIN+ is a single ended 100K

ECL NRZ input.

The X1 pin now becomes the bit rate clock input (bitclk), just like the CLK pin on the

Transmitter.

The CLK pin remains a

byte rate CLK out.

8.3 Timing Relationships in Test Mode

The timing parameters in Test Mode are similar to the parameters in standard mode.

Propagation delay values remain the same, however bit time relationships are now

calculated with respect to the new bit times. For example, using a bitclk = 1.0 kHz, which

is a 1 ms period, the byte time t35 = 10 bits x 1 ms = 10 ms. In the same way t37, which is

the CLK falling to STRB rising delay is now [2 (t35/n) + 15 ns] = 2.015 ms. Note that

Setup and Hold times for SERIN to X1 are not specified and must be determined for

each application.

Figure 8-2

Receiver Test Mode Connections

DSTRB

DATA OUT

8, 9, 10

COMMAND OUT

4, 3, 2

VLTN

SERIN+

RESET

CLK

DMS

Clock Recovery

Circuit

Digital or Analog

PLL

Am7969

Normal

Function

CNB

DMS Can Be

Set For 8, 9, or

10-Bit Mode

Normal

Function

SERIN–

IGM

CMD STROBE

DATA STROBE

Single Ended

Input From

Transmitter

Byte Rate CLK Out

CSTRB

12330E-36

AM7968-125JC Datenblatt(PDF) 93 Page - Advanced Micro Devices

AM7968-125JC Datenblatt(HTML) 93 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL