PC87413 datasheet(54/257 Pages) NSC

54 / 257 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision1.2

3.7.7

ServerI/O Configuration 6 Register (SIOCF6)

This register provides a fast way to disable one or more modules, without having to access the Activate register of each (see

Section 3.3.1 on page 43).

Power Well:VSB

Location:Index 26h

Type:

Varies per bit

Bit

43210

Name

LOCKFDS

General-Purpose

Scratch

Reserved

SER1DIS

SER2DIS

PARPDIS

FDCDIS

Reset

00000

Bit

Type

Description

R/W1S LOCKFDS (Lock Fast Disable Configuration). When set to 1, this bit locks itself, the SER1DIS,

SER2DIS, PARPDIS and FDCDIS bits in this register and the GLOBEN bit in the SIOCF1 register by

disabling writing to all these bits. Once set, this bit can be cleared either by VDD Power-Up reset (or

Hardware reset) or by VSB Power-Up reset, according to the VSBLOCK bit in the ACBLKCTL register

(see Section 6.3.4 on page 128). In addition, this bit is cleared by setting the UNLOCKF bit in the

ACBLKCTL register (PC87413 and PC87417).

0: R/W bits are enabled for write (default)

1: All bits are RO

6-5

R/W

General-Purpose Scratch.

Reserved.

R/W or

SER1DIS (Serial Port 1 Disable). When set to 1, this bit forces the Serial Port 1 module to be disabled

(and its resources released) regardless of the actual setting of its Activation bit (index 30).

0: Enabled or Disabled, according to Activation bit (default)

1: Disabled

R/W or

SER2DIS (Serial Port 2 Disable). When set to 1, this bit forces the Serial Port 2 module to be disabled

(and its resources released) regardless of the actual setting of its Activation bit (index 30).

0: Enabled or Disabled, according to Activation bit (default)

1: Disabled

R/W or

PARPDIS (Parallel Port Disable). When set to 1, this bit forces the Parallel Port module to be disabled

(and its resources released) regardless of the actual setting of its Activation bit (index 30).

0: Enabled or Disabled, according to Activation bit (default)

1: Disabled

R/W or

FDCDIS (Floppy Disk Controller Disable). When set to 1, this bit forces the Floppy Disk Controller

module to be disabled (and its resources released) regardless of the actual setting of its Activation bit

(index 30).

0: Enabled or Disabled, according to Activation bit (default)

1: Disabled

PC87413 Datenblatt(PDF) 54 Page - National Semiconductor (TI)

PC87413 Datenblatt(HTML) 54 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL