PC87413 datasheet(79/257 Pages) NSC

79 / 257 page

3.0 Device Architecture and Configuration (Continued)

Revision 1.2

www.national.com

3.15.5

X-Bus I/O Base Address 1 High Byte Register (XIOBA1H)

This register describes the high byte of the Base Address for user-defined I/O zone blocks 0 and 1, which are mapped to

the X-Bus. This register is reset by hardware to 00h.

Power Well:VSB

Location:Index F1

Type:

R/W or RO

Bit

Type

Description

RW1L LOCKIOMP (Lock I/O Address Map). When set to 1, this bit locks the conﬁguration of registers

XIOCNF, XIOBA1H, XIOBA1L, XIOSIZE1, XIOBA2H, XIOBA2L and XIOSIZE2 by disabling writing to all

their bits (including to the LOCKIOMP bit itself). Once set, this bit can be cleared either by VDD Power-

Up reset (or Hardware reset) or by VSB Power-Up reset, according to the VSBLOCK bit in the

ACBLKCTL register (see Section 6.3.4 on page 128). In addition, this bit is cleared by setting the

UNLOCKX bit in the ACBLKCTL register (PC87417).

0: R/W bits are enabled for write (default)

1: All bits are RO

6-5

Reserved.

R/W or

TSTADEN (TST Debug Port Address Enable). When set, enables the mapping of I/O address 80h to

the X-Bus space.

0: Disabled (default)

1: Enabled

R/W or

UDIOZEN3 (User-Defined I/O Zone Enable 3). This bit enables the mapping of the User-Deﬁned I/O

zone 3 to the X-Bus space. The zone base address and size are deﬁned by the XIOBA2H/XIOBA2L

and XIOSIZE2 registers, respectively.

The base address for this Zone is: (Base Address 2) + (Size 2)

0: Disabled (default)

1: Enabled

R/W or

UDIOZEN2 (User-Defined I/O Zone Enable 2). This bit enables the mapping of the User-Deﬁned I/O

zone 2 to the X-Bus space. The zone base address and size are deﬁned by the XIOBA2H/XIOBA2L

and XIOSIZE2 registers, respectively.

The base address for this Zone is: (Base Address 2)

0: Disabled (default)

1: Enabled

R/W or

UDIOZEN1 (User-Defined I/O Zone Enable 1). This bit enables the mapping of the User-Deﬁned I/O

zone 1 to the X-Bus space. The zone base address and size are deﬁned by the XIOBA1H/XIOBA1L

and XIOSIZE1 registers, respectively.

The base address for this Zone is: (Base Address 1) + (Size 1)

0: Disabled (default)

1: Enabled

R/W or

UDIOZEN0 (User-Defined I/O Zone Enable 0). This bit enables the mapping of the User-Deﬁned I/O

zone 0 to the X-Bus space. The zone base address and size are deﬁned by the XIOBA1H/XIOBA1L

and XIOSIZE1 registers, respectively.

The base address for this Zone is: (Base Address 1)

0: Disabled (default)

1: Enabled

Bit

76543210

Name

IOBA1H

Reset

00000000

PC87413 Datenblatt(PDF) 79 Page - National Semiconductor (TI)

PC87413 Datenblatt(HTML) 79 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL