 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
CC1020-RTR1 Datenblatt(PDF) 80 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC1020-RTR1 Datenblatt(HTML) 80 Page - Texas Instruments |
|
|
80 / 95 page  CC1020 SWRS046H – NOVEMBER 2006 – REVISED MARCH 2015 www.ti.com Table 5-57. TEST7 Register (27h, for Test Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE TEST7[7:6] — 0 — Reserved, write 0 TEST7[5:4] VGA1O[1:0] 0 — Override value to VGA stage 1 TEST7[3:2] VGA2O[1:0] 0 — Override value to VGA stage 2 TEST7[1:0] VGA3O[1:0] 0 — Override value to VGA stage 3 Table 5-58. STATUS Register (40h, Read Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE STATUS[7] CAL_COMPLETE — H Set to 0 when PLL calibration starts, and set to 1 when calibration has finished STATUS[6] SEQ_ERROR — H Set to 1 when PLL failed to lock during automatic power-up sequencing STATUS[5] LOCK_INSTANT — H Instantaneous PLL lock indicator STATUS[4] LOCK_CONTINUOUS — H PLL lock indicator, as defined by LOCK_ACCURACY. Set to 1 when PLL is in lock STATUS[3] CARRIER_SENSE — H Carrier sense when RSSI is above CS_LEVEL STATUS[2] LOCK — H Logical level on LOCK pin STATUS[1] DCLK — H Logical level on DCLK pin STATUS[0] DIO — H Logical level on DIO pin Table 5-59. RESET_DONE Register (41h, Read Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE RESET_DONE[7] ADC_RESET_DONE — H Reset of ADC control logic done RESET_DONE[6] AGC_RESET_DONE — H Reset of AGC (VGA control) logic done RESET_DONE[5] GAUSS_RESET_DONE — H Reset of Gaussian data filter done RESET_DONE[4] AFC_RESET_DONE — H Reset of AFC / FSK decision level logic done RESET_DONE[3] BITSYNC_RESET_DONE — H Reset of modulator, bit synchronization logic and PN9 PRBS generator done RESET_DONE[2] SYNTH_RESET_DONE — H Reset digital part of frequency synthesizer done RESET_DONE[1] SEQ_RESET_DONE — H Reset of power-up sequencing logic done RESET_DONE[0] CAL_LOCK_RESET_DONE — H Reset of calibration logic and lock detector done Table 5-60. RSSI Register (42h, Read Only) DEFAULT REGISTER NAME ACTIVE DESCRIPTION VALUE RSSI[7] — — — Not in use, will read 0 RSSI[6:0] RSSI[6:0] — — Received signal strength indicator. The relative power is given by RSSI × 1.5 dB in a logarithmic scale. The VGA gain set by VGA_SETTING must be taken into account. See Section 5.9.5 for more details. 80 Detailed Description Copyright © 2006–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: CC1020 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
