Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8912 Datenblatt(PDF) 38 Page - Cirrus Logic

Teilenummer WM8912
Bauteilbeschribung  Ultra Low Power DAC with Headphone Driver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8912 Datenblatt(HTML) 38 Page - Cirrus Logic

Back Button WM8912 Datasheet HTML 34Page - Cirrus Logic WM8912 Datasheet HTML 35Page - Cirrus Logic WM8912 Datasheet HTML 36Page - Cirrus Logic WM8912 Datasheet HTML 37Page - Cirrus Logic WM8912 Datasheet HTML 38Page - Cirrus Logic WM8912 Datasheet HTML 39Page - Cirrus Logic WM8912 Datasheet HTML 40Page - Cirrus Logic WM8912 Datasheet HTML 41Page - Cirrus Logic WM8912 Datasheet HTML 42Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 129 page
background image
WM8912
Production Data
w
PD, Rev 4.1, February 2013
38
OUTPUT SIGNAL PATHS ENABLE
The output PGAs for each analogue output pin can be enabled and disabled using the register bits
described in Table 23.
Note that the Headphone Outputs and Line Outputs are also controlled by fields located within
Register R90 and R94, which provide suppression of pops & clicks when enabling and disabling
these signal paths. These registers are described in the following “Headphone / Line Output Signal
Paths Enable” section.
Under recommended usage conditions, all the control bits associated with enabling the Headphone
Outputs and the Line Outputs will be configured by scheduling the default Start-Up and Shutdown
sequences as described in the “Control Write Sequencer” section. In these cases, the user does not
need to set the register fields in R14, R15, R90 and R94 directly.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R14 (0Eh)
Power
Management 2
1
HPL_PGA_ENA
0
Left Headphone Output Enable
0 = disabled
1 = enabled
0
HPR_PGA_ENA
0
Right Headphone Output Enable
0 = disabled
1 = enabled
R15 (0Fh)
Power
Management 3
1
LINEOUTL_PGA_
ENA
0
Left Line Output Enable
0 = disabled
1 = enabled
0
LINEOUTR_PGA
_ENA
0
Right Line Output Enable
0 = disabled
1 = enabled
Table 23 Output Signal Paths Enable
Note that, to enable the output PGAs and multiplexers, the reference voltage VMID and the bias
current must also be enabled. See “Reference Voltages and Master Bias” for details of the associated
controls VMID_RES and BIAS_ENA.
HEADPHONE / LINE OUTPUT SIGNAL PATHS ENABLE
The output paths can be actively discharged to AGND through internal resistors if desired. This is
desirable at start-up in order to achieve a known output stage condition prior to enabling the VMID
reference voltage. This is also desirable in shutdown to prevent the external connections from being
affected by the internal circuits. The ground-referenced Headphone outputs and Line outputs are
shorted to AGND by default; the short circuit is removed on each of these paths by setting the
applicable
fields
HPL_RMV_SHORT,
HPR_RMV_SHORT,
LINEOUTL_RMV_SHORT
or
LINEOUTR_RMV_SHORT.
The ground-referenced Headphone output and Line output drivers are designed to suppress pops
and clicks when enabled or disabled. However, it is necessary to control the drivers in accordance
with a defined sequence in start-up and shutdown to achieve the pop suppression. It is also
necessary to schedule the DC Servo offset correction at the appropriate point in the sequence (see
“DC Servo”). Table 24 and Table 25 describe the recommended sequences for enabling and
disabling these output drivers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com