Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

5CSXFC6D6F31C7N Datenblatt(PDF) 74 Page - Intel Corporation

Teilenummer 5CSXFC6D6F31C7N
Bauteilbeschribung  Cyclone V Device Datasheet
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

5CSXFC6D6F31C7N Datenblatt(HTML) 74 Page - Intel Corporation

Back Button 5CSXFC6D6F31C7N Datasheet HTML 70Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 71Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 72Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 73Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 74Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 75Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 76Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 77Page - Intel Corporation 5CSXFC6D6F31C7N Datasheet HTML 78Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 93 page
background image
AS Configuration Timing
Provides the AS configuration timing waveform.
Evaluating Data Setup and Hold Timing Slack chapter, AN822: Intel FPGA Configuration Device Migration Guideline
DCLK Frequency Specification in the AS Configuration Scheme
Table 61.
DCLK Frequency Specification in the AS Configuration Scheme
This table lists the internal clock frequency specification for the AS configuration scheme. The DCLK frequency specification applies when you use the internal
oscillator as the configuration clock source. The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.
Parameter
Minimum
Typical
Maximum
Unit
DCLK
frequency in AS configuration scheme
5.3
7.9
12.5
MHz
10.6
15.7
25.0
MHz
21.3
31.4
50.0
MHz
42.6
62.9
100.0
MHz
Passive Serial (PS) Configuration Timing
Table 62.
PS Timing Parameters for Cyclone V Devices
Symbol
Parameter
Minimum
Maximum
Unit
tCF2CD
nCONFIG
low to CONF_DONE low
600
ns
tCF2ST0
nCONFIG
low to nSTATUS low
600
ns
tCFG
nCONFIG
low pulse width
2
µs
tSTATUS
nSTATUS
low pulse width
268
1506(90)
µs
tCF2ST1
nCONFIG
high to nSTATUS high
1506(91)
µs
tCF2CK(92)
nCONFIG
high to first rising edge on DCLK
1506
µs
continued...
(90) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
(91) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.
Cyclone V Device Datasheet
CV-51002 | 2019.01.25
Cyclone V Device Datasheet
Send Feedback
74



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com