ADP5310AREZN-R7 datasheet(20/28 Pages) AD

20 / 28 page

ADP5310

Data Sheet

Rev. A | Page 20 of 28

ACTIVE DISCHARGE

All channels in the ADP5310 integrate an optional, factory

programmable, discharge switch from the switching node (or

from the VOUT3 pin in the load switch) to ground. This switch

turns on when its associated regulator is disabled, which helps

discharge the output capacitor quickly. The typical value of the

discharge switch is 282 Ω to 287 Ω for each channel.

By default, the discharge function is not enabled. The option to

enable this active discharge function can be programmed for each

channel by the factory fuse.

POWER-GOOD FUNCTION

The ADP5310 includes an open-drain, power-good output

(PWRGD pin) that becomes active high when the buck

regulator in Channel 1 is operating normally.

A logic high on the PWRGD pin indicates that the regulated

output voltage of the buck regulator in Channel 1 is above 92%

(typical) of its nominal output for a delay time greater than

approximately 16 switching cycles (typical). When the regulated

output voltage of the buck regulator in Channel 1 falls below

87% (typical) of its nominal output, the PWRGD pin goes low.

LOAD SWITCH

The ADP5310 integrates a high-side load switch that operates

from 1.65 V to 5.5 V. The supply of the load switch is connected

to the FB2 pin of Channel 2 internally, which provides the

power domain isolation for the output of Channel 2 and helps

extend battery operation time. The Channel 3 load switch has a

low on resistance of 494 mΩ (typical) at VOUT3 = 2.5 V.

The inrush control circuitry (soft start) is included in the load

switch as well. The default soft start time is 12 µs. Different soft

start times can be programmed by the factory fuse.

Note that the load switch in Channel 3 is not usable when

Channel 2 is configured as the adjustable output mode via the

factory fuse.

THERMAL SHUTDOWN

If the ADP5310 junction temperature exceeds 135°C, the thermal

shutdown circuit turns off the IC except for the internal linear

regulator. Extreme junction temperatures can be the result of

high current operation, poor circuit board design, or high ambient

temperature. A 15°C hysteresis is included so that the ADP5310

does not return to operation after thermal shutdown, until the

on-chip temperature falls below 120°C. When the device exits

thermal shutdown, a soft start is initiated for each enabled channel.

ADP5310AREZN-R7 Datenblatt(PDF) 20 Page - Analog Devices

ADP5310AREZN-R7 Datenblatt(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datenblatt Download

Link URL