SX28ACSLASHDP datasheet(3/51 Pages) PARALLAX

3 / 51 page

Parallax SX20AC/SX28AC

www.parallax.com

Page 3 of 51

Rev 1.6 11/20/2006

1.2.

Key Features

75 MIPS Performance

• SX20AC/SX28AC: DC - 75 MHz

• SX20AC/SX28AC: as low as 13.3 ns instruction

cycle, 39.9 ns internal interrupt response

• 1 instruction per clock for most instructions (skips

require 2 clocks, branches require 3 clocks, IREAD

requires 4)

EE/FLASH Program Memory and SRAM Data Memory

• Access time of < 13.3 ns provides single cycle

access

• EE/Flash rated for > 10,000 rewrite cycles

• 2048 Words EE/Flash program memory

• 136x8 bits SRAM data memory

CPU Features

• Compact, RISC-like instruction set

• All non-branch instructions are single cycle

• Eight-level push/pop hardware stack for subroutine

operation

• Fast table lookup capability through run-time

readable code (IREAD instruction)

• Totally predictable program execution rate for

precise real-time applications

Fast and Deterministic Interrupt

• Jitter-free 3-cycle internal interrupt response

• Hardware context save/restore of key resources such

as PC, W, STATUS, and FSR within the 3-cycle

interrupt response time

• External wakeup/interrupt capability on Port B

(8 pins)

Flexible I/O

• All port pins individually programmable as I/O

• Inputs are TTL or CMOS level selectable

• All pins have selectable internal pull-ups

• Selectable Schmitt Trigger inputs on Ports B and C

• All output pins capable of sourcing/sinking 30 mA

• Port A outputs have symmetrical drive

• Analog comparator support on Port B (RB0 OUT,

RB1 IN-, RB2 IN+)

• Selectable I/O operation synchronous to the

oscillator clock

Hardware Peripheral Features

• One 8-bit Real Time Clock/Counter (RTCC) with

programmable 8-bit prescaler

• Watchdog Timer (shares the RTCC prescaler)

• Analog comparator

• Brown-out detector

• Multi-Input Wakeup logic on 8 pins

• Internal RC oscillator with configurable rate from

31.25 kHz to 4 MHz

• Power-On-Reset

Packages

• 20-pin SSOP, 28-pin DIP/SSOP

Programming and Debugging Support

• On-chip in-system serial programming support via

the oscillator pins

• On-chip in-system debugging support logic

• Real-time emulation, full program debug, and

integrated development environment offered by the

Parallax SX-Key® programming device

• The language options available: Parallax Assembly;

Parallax SX/B (BASIC); and CCS SX/C (C)

Software Support

• Native assembly instruction set

• Expanded assembly instruction set available in the

SASM assembler of the Parallax SX-Key IDE

• Parallax SX/B compiler (BASIC)

• Several “C” compliers available from third-party

vendors

SX28AC/DP Datenblatt(PDF) 3 Page - Parallax Inc

SX28AC/DP Datenblatt(HTML) 3 Page - Parallax Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datenblatt Download

Link URL