LP5521 datasheet(19/51 Pages) TI2

19 / 51 page

3...6

Start

Condition

Acknowledge Signal

from Receiver

Transmitter Stays off the

Bus During the

Acknowledge Clock

SCL

SDA

data

change

allowed

data

valid

data

change

allowed

data

valid

data

change

allowed

LP5521

www.ti.com

SNVS441I – JANUARY 2007 – REVISED NOVEMBER 2016

Product Folder Links: LP5521

Submit Documentation Feedback

7.5 Programming

7.5.1 I2C-Compatible Serial Bus Interface

7.5.1.1 Interface Bus Overview

The I2C compatible synchronous serial interface provides access to the programmable functions and registers on

the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected

to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL). These lines

should be connected to a positive supply, via a pullup resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on

whether it generates or receives the serial clock (SCL).

7.5.1.2 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock

(SCL). Consequently, throughout the high period of the clock the data should remain stable. Any changes on the

SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New

data should be sent during the low SCL state. This protocol permits a single data line to transfer both

command/control information and data using the synchronous serial clock.

Figure 19. Data Validity

Each data transaction is composed of a start condition, a number of byte transfers (set by the software) and a

stop condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is

transferred with the most significant bit first. After each byte, an acknowledge signal must follow. The following

sections provide further details of this process.

Figure 20. Acknowledge Signal

The Master device on the bus always generates the start and stop conditions (control codes). After a start

condition is generated, the bus is considered busy and it retains this status until a certain time after a stop

condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a

start condition. A low-to-high transition of the SDA line while the SCL is high indicates a stop condition.

LP5521 Datenblatt(PDF) 19 Page - Texas Instruments

LP5521 Datenblatt(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datenblatt Download

Link URL