Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8739LEDS Datenblatt(PDF) 16 Page - Wolfson Microelectronics plc

Teilenummer WM8739LEDS
Bauteilbeschribung  STEREO AUDIO ADC
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8739LEDS Datenblatt(HTML) 16 Page - Wolfson Microelectronics plc

Back Button WM8739LEDS Datasheet HTML 12Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 13Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 14Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 15Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 16Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 17Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 18Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 19Page - Wolfson Microelectronics plc WM8739LEDS Datasheet HTML 20Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 35 page
background image
WM8739 / WM8739L
Advanced Information
AI Rev 2.2 September 2001
16
The digital audio interface takes the data from the internal ADC digital filters and places it on
ADCDAT and ADCLRC. ADCDAT is the formatted digital audio data stream output from the ADC
digital filters with left and right channels multiplexed together. ADCLRC is an alignment clock that
controls whether Left or Right channel data is present on the ADCDAT line. ADCDAT and ADCLRC
are synchronous with the BCLK signal with each data bit transition signified by a BCLK high to low
transition. ADCDAT is always an output.
BCLK and ADCLRC maybe an input or an output
depending whether the device is in master or slave mode. Refer to the MASTER/SLAVE
OPERATION section.
There are four digital audio interface formats accommodated by the WM8739. These are shown in
the figures below. Refer to the Electrical Characteristic section for timing information.
Left Justified mode is where the MSB is available on the first rising edge of BCLK following a LRCLK
transition.
LEFT CHANNEL
RIGHT CHANNEL
ADCLRC
BCLK
ADCDAT
1/fs
n
3
2
1
n-2
n-1
LSB
MSB
n
3
2
1
n-2
n-1
LSB
MSB
Figure 13 Left Justified Mode
I
2S mode is where the MSB is available on the 2nd rising edge of BCLK following a LRCLK transition.
LEFT CHANNEL
RIGHT CHANNEL
ADCLRC
BCLK
ADCDAT
1/fs
n
3
2
1
n-2
n-1
LSB
MSB
n
3
2
1
n-2
n-1
LSB
MSB
1 BCLK
1 BCLK
Figure 14 I
2S Mode
Right Justified mode is where the LSB is available on the rising edge of BCLK preceding a LRCLK
transition, yet MSB is still transmitted first.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com