Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LAN9115 Datenblatt(PDF) 84 Page - Microchip Technology

Teilenummer LAN9115
Bauteilbeschribung  Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9115 Datenblatt(HTML) 84 Page - Microchip Technology

Back Button LAN9115 Datasheet HTML 80Page - Microchip Technology LAN9115 Datasheet HTML 81Page - Microchip Technology LAN9115 Datasheet HTML 82Page - Microchip Technology LAN9115 Datasheet HTML 83Page - Microchip Technology LAN9115 Datasheet HTML 84Page - Microchip Technology LAN9115 Datasheet HTML 85Page - Microchip Technology LAN9115 Datasheet HTML 86Page - Microchip Technology LAN9115 Datasheet HTML 87Page - Microchip Technology LAN9115 Datasheet HTML 88Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 114 page
background image
LAN9115
DS00002269A-page 84
 2005-2016 Microchip Technology Inc.
5.4.5
HASHL—MULTICAST HASH TABLE LOW REGISTER
This register defines the lower 32-bits of the Multicast Hash Table. Please refer to Table 5.4.4, "HASHH—Multicast Hash
Table High Register" for further details.
5.4.6
MII_ACC—MII ACCESS REGISTER
This register is used to control the Management cycles to the PHY.
Offset:
5
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31-0
Lower 32 bits of the 64-bit Hash Table
Offset:
6
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31-16
Reserved
15-11
PHY Address: Selects the external or internal PHY based on its address. The internal PHY is set to
address 00001b.
10-6
MII Register Index (MIIRINDA): These bits select the desired MII register in the PHY.
5-2
Reserved
1
MII Write (MIIWnR): Setting this bit tells the PHY that this will be a write operation using the MII data
register. If this bit is not set, this will be a read operation, packing the data in the MII data register.
0
MII Busy (MIIBZY): This bit must be polled to determine when the MII register access is complete.
This bit must read a logical 0 before writing to this register and MII data register.
The LAN driver software must set (1) this bit in order for the LAN9115 to read or write any of the MII
PHY registers.
During a MII register access, this bit will be set, signifying a read or write access is in progress. The
MII data register must be kept valid until the MAC clears this bit during a PHY write operation. The
MII data register is invalid until the MAC has cleared this bit during a PHY read operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com