Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8281ECS/R Datenblatt(PDF) 280 Page - Cirrus Logic

Teilenummer WM8281ECS/R
Bauteilbeschribung  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R Datenblatt(HTML) 280 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 276Page - Cirrus Logic WM8281ECS/R Datasheet HTML 277Page - Cirrus Logic WM8281ECS/R Datasheet HTML 278Page - Cirrus Logic WM8281ECS/R Datasheet HTML 279Page - Cirrus Logic WM8281ECS/R Datasheet HTML 280Page - Cirrus Logic WM8281ECS/R Datasheet HTML 281Page - Cirrus Logic WM8281ECS/R Datasheet HTML 282Page - Cirrus Logic WM8281ECS/R Datasheet HTML 283Page - Cirrus Logic WM8281ECS/R Datasheet HTML 284Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 280 / 392 page
background image
WM8281
280
Rev 4.0
The FLL control registers are described in Table 106 and Table 107. Example settings for a variety of
reference frequencies and output frequencies are shown in Table 110.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R369
(0171h)
FLL1
Control 1
0
FLL1_ENA
0
FLL1 Enable
0 = Disabled
1 = Enabled
This should be set as the final step of the
FLL1 enable sequence, ie. after the other
FLL registers have been configured.
R370
(0172h)
FLL1
Control 2
15
FLL1_CTRL_UP
D
0
FLL1 Control Update
Write ‘1’ to apply the FLL1_N and
FLL1_THETA register settings.
(Only valid when FLL1_ENA=1)
9:0
FLL1_N [9:0]
008h
FLL1 Integer multiply for FREF
(LSB = 1)
If updated while the FLL is enabled, the
new value is only effective
when a ‘1’ is
written to FLL1_CTRL_UPD.
R371
(0173h)
FLL1
Control 3
15:0
FLL1_THETA
[15:0]
0018h
FLL1 Fractional multiply for FREF
This field sets the numerator (multiply)
part of the FLL1_THETA / FLL1_LAMBDA
ratio.
Coded as LSB = 1.
If updated while the FLL is enabled, the
new value is only effective
when a ‘1’ is
written to FLL1_CTRL_UPD.
R372
(0174h)
FLL1
Control 4
15:0
FLL1_LAMBDA
[15:0]
007Dh
FLL1 Fractional multiply for FREF
This field sets the denominator (dividing)
part of the FLL1_THETA / FLL1_LAMBDA
ratio.
Coded as LSB = 1.
R373
(0175h)
FLL1
Control 5
11:8
FLL1_FRATIO
[3:0]
0h
FLL1 FVCO clock divider
0h = 1
1h = 2
2h = 3
3h = 4
Fh = 16
3:1
FLL1_OUTDIV
[2:0]
011
FLL1 FOUT clock divider
000 = Reserved
001 = Reserved
010 = Divide by 2
011 = Divide by 3
100 = Divide by 4
101 = Divide by 5
110 = Divide by 6
111 = Divide by 7
(FOUT = FVCO / FLL1_OUTDIV)
R374
(0176h)
FLL1
Control 6
7:6
FLL1_REFCLK_
DIV [1:0]
00
FLL1 Clock Reference Divider
00 = 1
01 = 2
10 = 4
11 = 8
MCLK (or other input reference) must be
divided down to <=13.5MHz.
For lower power operation, the reference
clock can be divided down further if
desired.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com