AT25QL641 datasheet(23/77 Pages) DIALOG

Teilenummer	AT25QL641

Bauteilbeschribung	64-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support

PDF	77 Pages

Scroll/Zoom	100%

Hersteller	DIALOG [Dialog Semiconductor]

Direct Link	http://www.dialog-semiconductor.com/

Logo

23 / 77 page

AT25QL641

DS-25QL641–130E–10/2018

Figure 7-8.

Write Status Register-2 Instruction (SPI Mode)

Figure 7-9.

Write Status Register-2 Instruction (QPI Mode)

7.8

Read Data (03h)

The Read Data instruction is to read data out from the device. The instruction is initiated by driving the CS pin low and then

sending the instruction code “03h” with following a 24-bit address (A23 - A0) into the SI pin. After the address is received, the

data byte of the addressed memory location is shifted out on the SO pin at the falling edge of SCK with the most significant bit

(MSB) first. The address is automatically incremented to the next higher address after byte of data is shifted out allowing for a

continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock

continues. The instruction is completed by driving CS high. The Read Data instruction sequence is shown in Figure 7-10. If a

Read Data instruction is issued while an Erase, Program or Write Status Register cycle is in process (BUSY = 1) the instruction

is ignored and does not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C to a

maximum of fR (see Table 8-7, AC Electrical Characteristics).

AT25QL641 Datenblatt(PDF) 23 Page - Dialog Semiconductor