Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AT25QL641 Datenblatt(PDF) 25 Page - Dialog Semiconductor

Teilenummer AT25QL641
Bauteilbeschribung  64-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25QL641 Datenblatt(HTML) 25 Page - Dialog Semiconductor

Back Button AT25QL641 Datasheet HTML 21Page - Dialog Semiconductor AT25QL641 Datasheet HTML 22Page - Dialog Semiconductor AT25QL641 Datasheet HTML 23Page - Dialog Semiconductor AT25QL641 Datasheet HTML 24Page - Dialog Semiconductor AT25QL641 Datasheet HTML 25Page - Dialog Semiconductor AT25QL641 Datasheet HTML 26Page - Dialog Semiconductor AT25QL641 Datasheet HTML 27Page - Dialog Semiconductor AT25QL641 Datasheet HTML 28Page - Dialog Semiconductor AT25QL641 Datasheet HTML 29Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 77 page
background image
24
AT25QL641
DS-25QL641–130E–10/2018
Figure 7-12. Fast Read instruction (QPI Mode, 80 MHz)
Figure 7-13. Fast Read instruction (QPI Mode, 104 MHz)
7.11
Fast Read Dual Output (3Bh)
By using two pins (I/O0 and I/O1, instead of just I/O0), The Fast Read Dual Output instruction allows data to be transferred
from the AT25QL641 at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly
downloading code from Flash to RAM upon power-up or for application that cache code-segments to RAM for execution.
The Fast Read Dual Output instruction can operate at the highest possible frequency of FR (see Table 8-7, AC Electrical
Characteristics). After the 24-bit address, this is accomplished by adding eight “dummy” clocks as shown in Figure 7-14. The
dummy clocks allow the internal circuits additional time for setting up the initial address. During the dummy clocks, the data
value on the SO pin is a “don’t care”. However, the I/O0 pin should be high-impedance prior to the falling edge of the first data
out clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com