| Datenblatt-Suchmaschine für elektronische Bauteile |
|
CC1010-RTY1 Datenblatt(PDF) 60 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CC1010-RTY1 Datenblatt(HTML) 60 Page - Texas Instruments |
|
60 / 152 page ![]() CC1010 SWRS047 Page 60 of 152 Figure 11. Timer Mode operation for Timer 2 / Timer 3 T2PRE (0xAA) - Timer 2 Prescaler Control Bit Name R/W Reset value Description 7:0 T2PRE(7:0) R/W 0x00 Timer 2 Prescaler Control. In Timer Mode, T2PRE sets the 8 most significant bits of the 16-bit counter reload value. In PWM Mode, T2PRE sets the prescaler value that sets the PWM period. T3PRE (0xAB) - Timer 3 Prescaler Control Bit Name R/W Reset value Description 7:0 T3PRE(7:0) R/W 0x00 Timer 3 Prescaler Control. In Timer Mode, T3PRE sets the 8 most significant bits of the 16-bit counter reload value. In PWM Mode, T3PRE sets the prescaler value that sets the PWM period. T2 (0xAC) - Timer 2 Low byte counter value Bit Name R/W Reset value Description 7:0 T2(7:0) R/W 0x00 In Timer Mode, T2 sets the 8 least significant bits of the 16-bit counter reload value. In PWM Mode T2 sets the PWM duty cycle. T3 (0xAD) - Timer 3 Low byte counter value Bit Name R/W Reset value Description 7:0 T3(7:0) R/W 0x00 In Timer Mode, T3 sets the 8 least significant bits of the 16-bit counter reload value. In PWM Mode T3 sets the PWM duty cycle. 16.3.2 PWM Mode Timer 2 /Timer 3 can be set in PWM Mode by setting the bit TCON2.M2 / TCON2.M3. The pins P3.4 / P3.5 are then enabled as outputs, overriding the port direction bit P3DIR.4 / P3DIR.5. The port direction is overridden independent of the timer run control bit TCON2.TR2 / TCON2.TR3. Interrupts are not generated in PWM mode. P3.4 is the PWM output for timer 2, P3.5 is the PWM output for Timer 3. The PWM operation is illustrated in Figure 13. The PWM period TnPWM for timer n is set by TnPRE: ( ) system nPWM f T 1 255 + ⋅ = TnPRE Divide by 255 Timer 2 (or Timer 3) 16 bit counter EXIF.TF2 (or EXIF.TF3) Timer 2 (or Timer 3) interrupt request Clk Mux Mux 0 12 3 4 5 6 7 8 9 10 11 12 13 14 15 0 12 3 4 5 67 0 12 3 4 5 67 T2 (or T3) T2PRE (or T3PRE) Underflow TR2 (or TR3) System Clock |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |