CC1010-RTY1 datasheet(71/152 Pages) TI

71 / 152 page

CC1010

SWRS047

Page 71 of 152

16.8 SPI Master

The SPI master interface allows

CC1010 to

communicate with peripheral devices such

as an external serial EEPROM interface. It

has a programmable data rate up to 3

MHz, depending on the frequency of the

main crystal.

The SPI master interface is controlled

using the SPCR register shown below.

Setting

SPCR.SPE enables the SPI

interface. Pins P0.0, P0.1 and P0.2 are

then reconfigured as the serial clock

output SCK, the serial data output pin MO

and the serial data input pin MI. The

direction bits set in P0DIR(0) and

P0DIR(2) are then ignored, setting SCK

as an output and MI as an input. The

direction bit P0DIR(1) still determines the

direction of the master data output pin MO.

This

allows

the

SPI

master

communicate with a bi-directional data

line. P0DIR(1) should then be cleared

when transmitting and set when receiving

data, with MO and MI connected together

externally.

For

normal

full-duplex

operation of the SPI master, P0DIR(1)

must be cleared to set MO as an output.

Any other general purpose I/O-pin may be

used for slave select signals to the

peripheral modules.

CC1010-RTY1 Datenblatt(PDF) 71 Page - Texas Instruments

CC1010-RTY1 Datenblatt(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL