LAN9252VSLASHML datasheet(84/329 Pages) MICROCHIP

84 / 329 page

LAN9252

DS00001909A-page 84

 2015 Microchip Technology Inc.

Host Bus Interface Index / Data Register 1 Endianness Shadow 1

This bit is a shadow of bit 1.

R/W

Host Bus Interface Index / Data Register 0 Endianness Shadow 1

This bit is a shadow of bit 0.

R/W

7:4

RESERVED

FIFO Endianness

This bit specifies the endianness of FIFO accesses when they are accessed

by means other than the Index / Data Register method.

0 = Little Endian

1 = Big Endian

Note:

In order to avoid any ambiguity with the endianness of this

are set during a write, all of the bits will be set.

R/W

Host Bus Interface Index / Data Register 2 Endianness

This bit specifies the endianness of the Index and Data register set 2.

0 = Little Endian

1 = Big Endian

Note:

In order to avoid any ambiguity with the endianness of this

are set during a write, all of the bits will be set.

R/W

Host Bus Interface Index / Data Register 1 Endianness

This bit specifies the endianness of the Index and Data register set 1.

0 = Little Endian

1 = Big Endian

Note:

In order to avoid any ambiguity with the endianness of this

are set during a write, all of the bits will be set.

R/W

Host Bus Interface Index / Data Register 0 Endianness

This bit specifies the endianness of the Index and Data register set 0.

0 = Little Endian

1 = Big Endian

Note:

In order to avoid any ambiguity with the endianness of this

are set during a write, all of the bits will be set.

R/W

Bits

Description

Type

Default

LAN9252V/ML Datenblatt(PDF) 84 Page - Microchip Technology

LAN9252V/ML Datenblatt(HTML) 84 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL