OPA607 datasheet(9/52 Pages) TI2

9 / 52 page

6.7 Electrical Characteristics: 5 V

at TA = 25°C, VS+ = 5 V, VS– = 0 V, common-mode voltage (VCM) = 1.25 V, and RL = 1 kΩ connected to 1.25 V(1) (unless

otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Test

Level(2)

AC PERFORMANCE

SSBW

Small-signal bandwidth

G = 1, Vo = 20 mVPP, RF = 0 Ω

133

MHz

G = 1, Vo = 20 mVPP, RF= 0 Ω,

CL= 10 pF

135

G = –1, Vo = 20 mVPP

LSBW

Large-signal bandwidth

G = 2 Vo = 2 VPP

MHz

GBWP

Gain-bandwidth product

MHz

Bandwidth for 0.1-dB flatness G = 2, Vo = 20 mVPP

MHz

Slew rate (20%-80%)(3)

G = 2, Vo = –1-V to 1-V step

134

V/µs

G = 2, Vo = –2-V to 2-V step,

VS = ±2.5 V

Rise time

Vo = 200-mV step

Fall time

Vo = 200-mV step

Settling time to 0.1%

G = 2, Vo = –2-V to 0-V step,

VS = ±2.5 V

100

Settling time to 0.001%

G = 2, Vo = –2-V to 0-V step,

VS = ±2.5 V

565

Input overdrive recovery

G = 1, (VS– – 0.5 V) to (VS+ + 0.5 V)

input, VS = ±2.5 V

Output overdrive recovery

G = –1, (VS– – 0.5 V) to (VS+ + 0.5 V)

input, VS = ±2.5 V

HD2

Second-order harmonic

distortion

f = 100 kHz, RL = 1 kΩ, Vo = 2 VPP

–102

dBc

f = 1 MHz, RL = 1 kΩ, Vo = 2 VPP

–81

HD3

Third-order harmonic

distortion

f = 100 kHz, RL = 1 kΩ, Vo = 2 VPP

–114

dBc

f = 1 MHz, RL = 1 kΩ, Vo = 2 VPP

–92

Input-referred voltage noise

Flat-band, 1/f corner at 1.5 kHz

6.3

nV/√Hz

Input-referred current noise

f = 10 kHz

fA/√Hz

Closed-loop output

impedance

f = 100 kHz

0.007

DC PERFORMANCE

AOL

Open-loop voltage gain

f = dc, Vo = 1.25 V to 3.25 V

104

118

VOS

Input offset voltage

SOIC package

100

550

µV

DBV and DCK packages

100

760

Input offset voltage drift

TA = –40°C to +125°C

2.5

µV/°C

Input bias current

Input offset current

CMRR

Common-mode rejection ratio

f = dc, VCM = 0.75 V to 1.75 V, SOIC

package

TA = –40°C to +125°C, SOIC package

INPUT

Allowable input differential

voltage

See Figure 6-54

±5

Common-mode input

impedance

In closed-loop configuration

12 || 2.5

GΩ||pF

Differential input capacitance In open-loop configuration

0.5

www.ti.com

OPA810

SBOS799E – AUGUST 2019 – REVISED AUGUST 2024

Submit Document Feedback

Product Folder Links: OPA810

OPA607 Datenblatt(PDF) 9 Page - Texas Instruments

OPA607 Datenblatt(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datenblatt Download

Link URL