Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L9805 Datenblatt(PDF) 62 Page - STMicroelectronics

Teilenummer L9805
Bauteilbeschribung  Super Smart Power Motor Driver with 8-BIT MCU, CAN Interface, 16K EPROM, 256Bytes RAM, 128 Bytes EEPROM, 10 Bit ADC, WDG, 2 Timers, 2 PWM Modules, Ful
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9805 Datenblatt(HTML) 62 Page - STMicroelectronics

Back Button L9805 Datasheet HTML 58Page - STMicroelectronics L9805 Datasheet HTML 59Page - STMicroelectronics L9805 Datasheet HTML 60Page - STMicroelectronics L9805 Datasheet HTML 61Page - STMicroelectronics L9805 Datasheet HTML 62Page - STMicroelectronics L9805 Datasheet HTML 63Page - STMicroelectronics L9805 Datasheet HTML 64Page - STMicroelectronics L9805 Datasheet HTML 65Page - STMicroelectronics L9805 Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 103 page
background image
62/103
L9805
CONTROLLER AREA NETWORK (Cont’d)
5.6.3.3 Modes of Operation
The CAN Core unit assumes one of the seven
states described below:
– STANDBY. Stand-by mode is entered either on
a chip reset or on resetting the RUN bit in the
Control/Status Register (CSR). Any on-going
transmission or reception operation is not inter-
rupted and completes normally before the Bit
Time Logic and the clock prescaler are turned off
for minimum power consumption. This state is
signalled by the RUN bit being read-back as 0.
Once in stand-by, the only event monitored is the
reception of a dominant bit which causes a wake-
up interrupt if the SCIE bit of the Interrupt Control
Register (ICR) is set.
The STANDBY mode is left by setting the RUN
bit. If the WKPS bit is set in the CSR register,
then the controller passes through WAKE-UP
otherwise it enters RESYNC directly.
It is important to note that the wake-up mecha-
nism is software-driven and therefore carries a
significant time overhead. All messages received
after the wake-up bit and before the controller is
set to run and has completed synchronization
are ignored.
– WAKE-UP. The CAN bus line is forced to domi-
nant for one bit time signalling the wake-up con-
dition to all other bus members.
Figure 36. CAN Controller State Diagram
n
n
n
n
n
n
n
STANDBY
RESYNC
WAKE-UP
RECEPTION
TRANSMISSION
ERROR
IDLE
ARESET
RUN
RUN & WKPS
RUN & WKPS
FSYN & BOFF & 11 Recessive bits |
(FSYN | BOFF) & 128 * 11 Recessive bits
RUN
Write to DATA7 |
TX Error & NRTX
Start Of Frame
Arbitration lost
TX Error
RX Error
TX OK
RX OK
BOFF
BOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com