Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L9805 Datenblatt(PDF) 85 Page - STMicroelectronics

Teilenummer L9805
Bauteilbeschribung  Super Smart Power Motor Driver with 8-BIT MCU, CAN Interface, 16K EPROM, 256Bytes RAM, 128 Bytes EEPROM, 10 Bit ADC, WDG, 2 Timers, 2 PWM Modules, Ful
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9805 Datenblatt(HTML) 85 Page - STMicroelectronics

Back Button L9805 Datasheet HTML 81Page - STMicroelectronics L9805 Datasheet HTML 82Page - STMicroelectronics L9805 Datasheet HTML 83Page - STMicroelectronics L9805 Datasheet HTML 84Page - STMicroelectronics L9805 Datasheet HTML 85Page - STMicroelectronics L9805 Datasheet HTML 86Page - STMicroelectronics L9805 Datasheet HTML 87Page - STMicroelectronics L9805 Datasheet HTML 88Page - STMicroelectronics L9805 Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 103 page
background image
85/103
L9805
same higher part of the address, all the 4 groups of
data latches will be written, and they will be ready
to write a whole row of the EEPROM matrix, as
soon as E2PGM goes high and the charge-pump
starts. If only one write instruction is executed be-
fore E2PGM goes high, only one group of data
latches will be selected and only one byte of the
matrix will be written. At the end of the program-
ming cycle, E2LAT bit is automatically cleared,
and the data latches are cleared.
Bit 0 = E2PGM: Programming Control.
This bit is set by software to begin the program-
ming cycle. At the end of the programming cycle,
this bit is cleared by hardware and an interrupt is
generated if the E2ITE bit is set.
0: Programming finished or not started
1: Programming cycle is in progress
Note: if the E2PGM bit is cleared during the pro-
gramming cycle, the memory data is not guaran-
teed.
Note: Care should be taken during the program-
ming cycle. Writing to the same memory location
will over-program the memory (logical AND be-
tween the two write access data result) because
the data latches are only cleared at the end of the
programming cycle and by the falling edge of
E2LAT bit.
It is not possible to read the latched data.
Special management of wrong EEPROM access:
If a read happens while E2LAT=1, then the data
bus will not be driven.
If a write access happens while E2LAT=0, then the
data on the bus will not be latched.
The data latches are cleared when the user sets
E2LAT bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com