Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L9805 Datenblatt(PDF) 45 Page - STMicroelectronics

Teilenummer L9805
Bauteilbeschribung  Super Smart Power Motor Driver with 8-BIT MCU, CAN Interface, 16K EPROM, 256Bytes RAM, 128 Bytes EEPROM, 10 Bit ADC, WDG, 2 Timers, 2 PWM Modules, Ful
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9805 Datenblatt(HTML) 45 Page - STMicroelectronics

Back Button L9805 Datasheet HTML 41Page - STMicroelectronics L9805 Datasheet HTML 42Page - STMicroelectronics L9805 Datasheet HTML 43Page - STMicroelectronics L9805 Datasheet HTML 44Page - STMicroelectronics L9805 Datasheet HTML 45Page - STMicroelectronics L9805 Datasheet HTML 46Page - STMicroelectronics L9805 Datasheet HTML 47Page - STMicroelectronics L9805 Datasheet HTML 48Page - STMicroelectronics L9805 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 103 page
background image
45/103
L9805
16-BIT TIMER (Cont’d)
STATUS REGISTER (SR)
Timer1 Register Address: 0033h
Timer2 Register Address: 0043h
Read Only
Reset Value: 0000 0000 (00h)
The three least significant bits are not used.
Bit 7 = ICF1 Input Capture Flag 1.
0: No input capture (reset value)
1: An input capture has occurred. To clear this bit,
first read the SR register, then read or write the
low byte of the ICR1 (ICLR1) register.
Bit 6 = OCF1 Output Compare Flag 1.
0: No match (reset value)
1: The content of the free running counter has
matched the content of the OCR1 register. To
clear this bit, first read the SR register, then read
or write the low byte of the OCR1 (OCLR1) reg-
ister.
Bit 5 = TOF Timer Overflow.
0: No timer overflow (reset value)
1: The free running counter rolled over from FFFFh
to 0000h. To clear this bit, first read the SR reg-
ister, then read or write the low byte of the CR
(CLR) register.
Note: Reading or writing the ACLR register do not
clear TOF.
Bit 4 = ICF2 Input Capture Flag 2.
0: No input capture (reset value)
1: An input capture has occurred.To clear this bit,
first read the SR register, then read or write the
low byte of the ICR2 (ICLR2) register.
Bit 3 = OCF2 Output Compare Flag 2.
0: No match (reset value)
1: The content of the free running counter has
matched the content of the OCR2 register. To
clear this bit, first read the SR register, then read
or write the low byte of the OCR2 (OCLR2) reg-
ister.
Bit 2-0 = Unused.
70
ICF1
OCF1
TOF
ICF2
OCF2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com