Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

L9805 Datenblatt(PDF) 18 Page - STMicroelectronics

Teilenummer L9805
Bauteilbeschribung  Super Smart Power Motor Driver with 8-BIT MCU, CAN Interface, 16K EPROM, 256Bytes RAM, 128 Bytes EEPROM, 10 Bit ADC, WDG, 2 Timers, 2 PWM Modules, Ful
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9805 Datenblatt(HTML) 18 Page - STMicroelectronics

Back Button L9805 Datasheet HTML 14Page - STMicroelectronics L9805 Datasheet HTML 15Page - STMicroelectronics L9805 Datasheet HTML 16Page - STMicroelectronics L9805 Datasheet HTML 17Page - STMicroelectronics L9805 Datasheet HTML 18Page - STMicroelectronics L9805 Datasheet HTML 19Page - STMicroelectronics L9805 Datasheet HTML 20Page - STMicroelectronics L9805 Datasheet HTML 21Page - STMicroelectronics L9805 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 103 page
background image
18/103
L9805
WATCHDOG SYSTEM (Cont’d)
The Watchdog delay time is defined by bits 5-0 of
the Watchdog register; bit 6 must always be set in
order to avoid generating an immediate reset.
Conversely, this can be used to generate a soft-
ware reset (bit 7 = 1, bit 6 = 0).
The Watchdog must be reloaded before bit 6 is dec-
remented to “0” to avoid a Reset. Following a Re-
set, the Watchdog register will contain 7Fh (bits 0-
7).
If the circuit is not used as a Watchdog (i.e. bit 7 is
never set), bits 6 to 0 may be used as a simple 7-
bit timer, for instance as a real time clock. Since no
reset will be generated under these conditions, the
Watchdog control register must be monitored by
software.
A flag in the watchdog status register indicates if
the last reset is a watchdog reset or not, before
clearing by a write of this register.
3.3.4 Register Description
3.3.4.1 Watchdog Control Register
(WDGCR)
Register Address: 002Ah
Read /Write
Reset Value: 0111 1111 (7F h)
b7 = WDGA: Activation bit.
This bit is set by software and only cleared by
hardware after a reset. When WDGA = 1, the
watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled.
b6-0 =T6-T0: 7 bit timer (Msb to Lsb)
These bits contain the decremented value. A reset
is produced when it rolls over from 40h to 3Fh (T6
become cleared).
3.3.4.2 Watchdog Status Register
(WDGSR)
Register Address: 002Bh
Read/Write
Reset Value
(*): 0000 0000 (00h)
b7-1 = not used
b0 = WDGF: Watchdog flag. Set by a Watchdog
Reset, cleared by software (writing zero) or Power
On / Low Voltage Reset. This flag is useful for dis-
tinguishing Power On / Low Voltage Reset and
Watchdog Reset.
(*): Except in the case of Watchdog Reset.
70
WDGA
T6
T5
T4T3
T2
T1T0
70
-
-
-
---
-
WDGF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com