Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

RZ/T2L Datenblatt(PDF) 33 Page - Renesas Technology Corp

Teilenummer RZ/T2L
Bauteilbeschribung  RZ Arm-based High-end 32 & 64-bit MPUs
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/T2L Datenblatt(HTML) 33 Page - Renesas Technology Corp

Back Button RZ/T2L Datasheet HTML 29Page - Renesas Technology Corp RZ/T2L Datasheet HTML 30Page - Renesas Technology Corp RZ/T2L Datasheet HTML 31Page - Renesas Technology Corp RZ/T2L Datasheet HTML 32Page - Renesas Technology Corp RZ/T2L Datasheet HTML 33Page - Renesas Technology Corp RZ/T2L Datasheet HTML 34Page - Renesas Technology Corp RZ/T2L Datasheet HTML 35Page - Renesas Technology Corp RZ/T2L Datasheet HTML 36Page - Renesas Technology Corp RZ/T2L Datasheet HTML 37Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 103 page
background image
Table 2.14
IO setting (DRCTLm register setting) condition (2 of 2)
Module
Signal
IO type
Voltage
DRCTLm register
DRVn
SRn
SMTn
Ethernet Interface
(n = 0 to 2)
ETHn_TXCLK, ETHn_TXD[3:0]
—
1.8 V*1/3.3 V
High
Fast
Disable
ETH2_TXER
—
3.3 V
Middle
Fast
—
ETHn_RXCLK, ETHn_RXD[3:0]
—
1.8 V*1/3.3 V
—
—
Disable
ETHn_RXER, ETH2_COL, ETH2_CRS
—
3.3 V
—
—
Disable
ETHn_REFCLK, RMIIn_REFCLK
—
3.3 V
High
Fast
—
Other than the above
—
—
Low
Slow
Disable
SHOSTIF
HSPI_CK, HSPI_CS#, HSPI_IO[7:0]
—
3.3 V
High
Fast
Disable
HSPI_INT#
—
3.3 V
Low
Slow
Disable
Debug Interface
TRACECLK, TRACECTL, TRACEDATA
[7:0], TDO, TMS
—
3.3 V
High
Fast
Disable
Other than the above
—
—
Low
Slow
Disable
Other than the above
—
—
Low
Slow
Disable
Note 1. 1.8 V is only supported for xSPI0 and Ethernet port 2 (ETH2_).
2.5.1
Clock Timing
2.5.1.1
CKIO Pin Output Timing
Table 2.15
CKIO pin output timing
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Unit
CKIO pin output cycle time
tCKcyc
Figure 2.2
10
—
53.4
ns
CKIO pin output high level pulse width tCKH
tCKcyc / 2 − tCKr
—
—
ns
CKIO pin output low level pulse width
tCKL
tCKcyc / 2 − tCKf
—
—
ns
CKIO pin output rising time 1
tCKr
CKIO: High drive output
Setting
—
—
3.8
ns
CKIO pin output falling time 1
tCKf
—
—
3.8
ns
CKIO pin output rising time 2
tCKr
CKIO: Normal output
setting
—
—
9
ns
CKIO pin output falling time 2
tCKf
—
—
9
ns
CKIO pin output
tCKcyc
1/2 VCC33
tCKH
tCKL
tCKf
tCKr
VOH33
VOH33
VOL33
1/2 VCC33
VOL33
VOH33
Figure 2.2
CKIO pin output timing
2.5.1.2
Ethernet PHY Reference Clock Output Timing
Conditions:
C = 30 pF (ETHn_REFCLK)
C = 20 pF (RMIIn_REFCLK)
RZ/T2L Datasheet
2. Electrical Characteristics
R01DS0409EJ0130 Rev.1.30
Feb 27, 2026
Page 33 of 103



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com