RZSLASHT2L datasheet(79/103 Pages) RENESAS

79 / 103 page

Table 2.35

SPI timing (2 of 2)

Conditions: VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 30 pF

Parameter

Symbol

Min.*1

Max.*1

Unit*1

Reference

figure

Slave access time

tSA

—

Figure 2.68,

Figure 2.69

Slave output release time

tREL

—

Note 1. tSPIcyc: PCLKSPIn cycle

Note 2. SPCKD set value + 1 (1 to 8)

Note 3. SSLND set value + 1 (1 to 8)

Note 4. SSLND set value + 2 (2 to 9)

RSPCKn

master select output

tSPcyc

tSPCKWH

tSPCKr

VOH

VOL

VOH

tSPCKWL

SPI

tSPCKf

VOL

RSPCKn

slave select input

tSPcyc

tSPCKWH

tSPCKr

VIH

tSPCKWL

tSPCKf

(n = 0 to 3)

VIH

VIL

VIH

VOH

VIH

VIL

VOH = VCC33 - 0.5 V, VOL = 0.4 V, VIH = 2.4 V, VIL = 0.8 V

Figure 2.65

SPI clock timing

SSLn0 to

SSLn3

output

tLEAD

SPI

tSSLr, tSSLf

RSPCKn

CPOL = 1

output

(n = 0 to 3)

tLAG

tTD

RSPCKn

CPOL = 0

output

tSU

MSB IN

DATA

LSB IN

MSB IN

MISOn

input

MOSIn

output

MSB OUT

tDr, tDf

tOH

DATA

tOD

LSB OUT

MSB OUT

IDLE

Figure 2.66

SPI timing (Master, Motorola SPI, CPHA = 0)

RZ/T2L Datasheet

2. Electrical Characteristics

R01DS0409EJ0130 Rev.1.30

Feb 27, 2026

Page 79 of 103

RZ/T2L Datenblatt(PDF) 79 Page - Renesas Technology Corp

RZ/T2L Datenblatt(HTML) 79 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL