| Datenblatt-Suchmaschine für elektronische Bauteile |
|
WM8953ECS/RV Datenblatt(PDF) 48 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8953ECS/RV Datenblatt(HTML) 48 Page - Wolfson Microelectronics plc |
|
48 / 100 page ![]() WM8953 Production Data w PD, January 2009, Rev 4.0 48 PLL LOCK OUTPUT An internal signal used to indicate the lock status of the PLL can be output to a GPIO pin or used to trigger an Interrupt event. The polarity of the PLL Lock indication may be controlled by register bit PLL_LCK_POL. Note that this polarity inversion bit applies to the Interrupt register behaviour only; it does not affect the direct GPIO output of the PLL Lock function. The associated interrupt event may be masked or enabled by register bit PLL_LCK_IRQ_ENA. The PLL Lock status bit in the IRQ Register (R18) may be read at any time or else in response to an Interrupt event. See Table 30 for more details of the Interrupt function. If direct output of the PLL Lock status bit is required to the external pins of the WM8953, the following register settings are required: • AIF_TRIS = 0 • GPIOn_SEL = 0100 for the selected PLL Lock status output pin • GPIOn_PU = 0 for the selected PLL Lock status output pin • GPIOn_PD = 0 for the selected PLL Lock status output pin The register fields used to configure the PLL Lock GPIO function are described in Table 28. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R23 (17h) 8 PLL_LCK_POL (rw) 0b PLL Lock polarity 0 = Non-inverted 1 = Inverted R22 (16h) 8 PLL_LCK_IRQ_ ENA 0b PLL Lock IRQ Enable 0 = disabled 1 = enabled Table 28 PLL Lock GPIO Control The PLL Lock function operates according to the following truth table: LABEL VALUE DESCRIPTION PLL Lock output 0 PLL not Locked PLL Lock output 1 PLL Locked Table 29 Truth Table for GPIO Output of PLL Lock Function LOGIC '1' AND LOGIC '0' OUTPUT The GPIO pins can be programmed to drive a logic high or logic low signal. The following register settings are required: • AIF_TRIS = 0 • GPIOn_SEL = 0010 for each Logic ‘0’ output pin • GPIOn_SEL = 0011 for each Logic ‘1’ output pin • GPIOn_PU = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin • GPIOn_PD = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |