WM8953ECSSLASHRV datasheet(24/100 Pages) WOLFSON

24 / 100 page

WM8953

Production Data

PD, January 2009, Rev 4.0

Figure 13 Typical Power up Sequence where DCVDD is Powered before AVDD

Figure 13 shows a typical power-up sequence where DCVDD comes up first. First it is assumed that

DCVDD is already up to specified operating voltage. When AVDD goes above the minimum

threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is asserted low and the

chip is held in reset. In this condition, all writes to the control interface are ignored. When AVDD rises

to Vpora_on, PORB is released high and all registers are in their default state and writes to the control

interface may take place.

On power down, where DCVDD falls first, PORB is asserted low whenever DCVDD drops below the

minimum threshold Vpord_off.

SYMBOL

MIN

TYP

MAX

UNIT

Vpora

0.6

Vpora_on

1.52

Vpora_off

1.5

Vpord_on

0.92

Vpord_off

0.9

Table 1 Typical POR Operation (typical values, not tested)

Notes:

If AVDD and DCVDD suffer a brown-out (i.e. drop below the minimum recommended operating

level but do not go below Vpora_off or Vpord_off) then the chip will not reset and will resume normal

operation when the voltage is back to the recommended level again.

The chip will enter reset at power down when AVDD or DCVDD falls below Vpora_off or Vpord_off.

This may be important if the supply is turned on and off frequently by a power management

system.

The minimum tpor period is maintained even if DCVDD and AVDD have zero rise time. This

specification is guaranteed by design rather than test.

WM8953ECS/RV Datenblatt(PDF) 24 Page - Wolfson Microelectronics plc