Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WM8953ECS/RV Datenblatt(PDF) 28 Page - Wolfson Microelectronics plc

Teilenummer WM8953ECS/RV
Bauteilbeschribung  Low Power Stereo ADC with PLL and TDM Interface
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8953ECS/RV Datenblatt(HTML) 28 Page - Wolfson Microelectronics plc

Back Button WM8953ECS/RV Datasheet HTML 24Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 25Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 26Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 27Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 28Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 29Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 30Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 31Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 32Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 100 page
background image
WM8953
Production Data
w
PD, January 2009, Rev 4.0
28
INPUT PGA ENABLE
The Input PGAs are enabled using register bits LIN12_ENA, LIN34_ENA, RIN12_ENA and
RIN34_ENA as described in Table 2.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7
LIN34_ENA
(rw)
0b
LIN34 Input PGA Enable
0 = disabled
1 = enabled
6
LIN12_ENA
(rw)
0b
LIN12 Input PGA Enable
0 = disabled
1 = enabled
5
RIN34_ENA
(rw)
0b
RIN34 Input PGA Enable
0 = disabled
1 = enabled
R2 (02h)
4
RIN12_ENA
(rw)
0b
RIN12 Input PGA Enable
0 = disabled
1 = enabled
Table 2 Input PGA Enable
REFERENCE VOLTAGES
The analogue circuits in the WM8953 are referenced to VMID (AVDD/2). This voltage is generated
from AVDD via a programmable resistor chain as shown in the audio signal paths diagram on page
15. Together with the external decoupling capacitor on VMID, the programmable resistor chain
results in a slow, normal or fast charging characteristic on VMID. The VMID reference is controlled by
VMID_MODE[1:0].
The analogue circuits in the WM8953 require a bias current. The bias current is enabled by setting
VREF_ENA. Note that the bias current source requires VMID to be enabled also.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
2:1
VMID_MODE
[1:0]
(rw)
00b
VMID Divider Enable and Select
00 = VMID disabled (for OFF mode)
01 = 2 x 50k
Ω divider (Normal mode)
10 = 2 x 250k
Ω divider (Standby mode)
11 = 2 x 5k
Ω divider (for fast start-up)
R1 (01h)
0
VREF_ENA
(rw)
0b
VREF Enable (Bias for all analogue
functions)
0 = VREF bias disabled
1 = VREF bias enabled
Table 3 Reference Voltages



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com