Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

Preview PDF HTML

WM8953ECS/RV Datenblatt(PDF) 85 Page - Wolfson Microelectronics plc

Teilenummer WM8953ECS/RV
Bauteilbeschribung  Low Power Stereo ADC with PLL and TDM Interface
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8953ECS/RV Datenblatt(HTML) 85 Page - Wolfson Microelectronics plc

Back Button WM8953ECS/RV Datasheet HTML 81Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 82Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 83Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 84Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 85Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 86Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 87Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 88Page - Wolfson Microelectronics plc WM8953ECS/RV Datasheet HTML 89Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 100 page
background image
Production Data
WM8953
w
PD, January 2009, Rev 4.0
85
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0
ADCR_ENA
(rw)
0b
Right ADC Enable
0 = disabled
1 = enabled
R03 (03h)
Power
Management
(3)
15:0
0000h
Reserved - Do Not Change
15
AIFADCL_SRC
0b
Left Digital Audio channel source
0 = Left ADC data is output on left channel
1 = Right ADC data is output on left channel
14
AIFADCR_SRC
1b
Right Digital Audio channel source
0 = Left ADC data is output on right channel
1 = Right ADC data is output on right channel
13
AIFADC_TDM
0b
ADC TDM Enable
0 = Normal ADCDAT operation
1 = TDM enabled on ADCDAT
12
AIFADC_TDM_
CHAN
0b
ADCDAT TDM Channel Select
0 = ADCDAT outputs data on slot 0
1 = ADCDAT output data on slot 1
11:9
0b
Reserved - Do Not Change
8
AIF_BCLK_INV
0b
BCLK Invert
0 = BCLK not inverted
1 = BCLK inverted
Right, left and I2S modes – LRCLK polarity
0 = normal LRCLK polarity
1 = invert LRCLK polarity
7
AIF_LRCLK_INV
0b
DSP Mode – mode A/B select
0 = MSB is available on 2nd BCLK rising edge after LRC rising
edge (mode A)
1 = MSB is available on 1st BCLK rising edge after LRC rising
edge (mode B)
6:5
AIF_WL
[1:0]
10b
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
4:3
AIF_FMT
[1:0]
10b
Digital Audio Interface Format
00 = Right justified
01 = Left justified
10 = I2S Format
11 = DSP Mode
R04 (04h)
Audio
Interface (1)
2:0
0b
Reserved - Do Not Change
15:8
40h
Reserved - Do Not Change
7:3
00000b
Reserved - Do Not Change
2
ADC_COMP
0b
ADC Companding Enable
0 = disabled
1 = enabled
1
ADC_COMPMODE
0b
ADC Companding Type
0 = µ-law
1 = A-law
R05 (05h)
Audio
Interface (2)
0
0b
Reserved - Do Not Change



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com