Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

5CEBA2U19C8N Datenblatt(PDF) 46 Page - Altera Corporation

Teilenummer 5CEBA2U19C8N
Bauteilbeschribung  Cyclone V Device Datasheet
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

5CEBA2U19C8N Datenblatt(HTML) 46 Page - Altera Corporation

Back Button 5CEBA2U19C8N Datasheet HTML 42Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 43Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 44Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 45Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 46Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 47Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 48Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 49Page - Altera Corporation 5CEBA2U19C8N Datasheet HTML 50Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 58 page
background image
Page 46
Configuration Specification
Cyclone V Device Datasheet
June 2013
Altera Corporation
Table 50 lists the timing parameters for Cyclone V devices when the
DCLK
-to-DATA[]ratio is more than 1.
Table 50. DCLK-to-DATA[] FPP Timing Parameters for Cyclone V Devices when the Ratio is > 1 (1)—Preliminary
Symbol
Parameter
Minimum
Maximum
Unit
tCF2CD
nCONFIG
low to CONF_DONE low
600
ns
tCF2ST0
nCONFIG
low to nSTATUS low
600
ns
tCFG
nCONFIG
low pulse width
2
µs
tSTATUS
nSTATUS
low pulse width
268
1506 (2)
µs
tCF2ST1
nCONFIG
high to nSTATUS high
1506 (3)
µs
tCF2CK
nCONFIG
high to first rising edge on DCLK
1506
µs
tST2CK
nSTATUS
high to first rising edge of DCLK
2—
µs
tDSU
DATA[]
setup time before rising edge on
DCLK
5.5
ns
tDH
DATA[]
hold time after rising edge on DCLK
N – 1/fDCLK (4)
—s
tCH
DCLK
high time
0.45 x 1/fMAX
—s
tCL
DCLK
low time
0.45 x 1/fMAX
—s
tCLK
DCLK
period
1/fMAX
—s
fMAX
DCLK
frequency (FPP x8 and x16)
125
MHz
tR
Input rise time
40
ns
tF
Input fall time
40
ns
tCD2UM
CONF_DONE
high to user mode (5)
175
437
µs
tCD2CU
CONF_DONE
high to CLKUSR enabled
4 × maximum DCLK period
tCD2UMC
CONF_DONE
high to user mode with CLKUSR
option on
tCD2CU +(Tinit x CLKUSR
period)
——
Tinit
Number of clock cycles required for device
initialization
17,408
Cycles
Notes to Table 50:
(1) Use these timing parameters when you use decompression and the design security features.
(2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
(3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.
(4) N is the DCLK-to-DATA[] ratio and fDCLK is the DCLK frequency of the system.
(5) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com