| Datenblatt-Suchmaschine für elektronische Bauteile |
|
5CSXFC6D Datenblatt(PDF) 23 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
5CSXFC6D Datenblatt(HTML) 23 Page - Altera Corporation |
|
23 / 35 page ![]() The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible. The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals. Figure 9: PCIe Multifunction for Cyclone V Devices PCIe Link External System FPGA Device Host CPU Root Complex Local Peripheral 1 Local Peripheral 2 The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device. In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC. External Memory Interface This section provides an overview of the external memory interface in Cyclone V devices. Hard and Soft Memory Controllers Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices. All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility. External Memory Performance Table 20: External Memory Interface Performance in Cyclone V Devices The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet. Minimum Frequency (MHz) Maximum Frequency (MHz) Voltage (V) Interface Soft Controller Hard Controller 303 303 400 1.5 DDR3 SDRAM 303 303 400 1.35 Altera Corporation Cyclone V Device Overview Send Feedback 23 External Memory Interface CV-51001 2013.12.26 |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |