ICS1531 datasheet(15/76 Pages) ICST

15 / 76 page

Chapter 3

Pin Diagram and Listings

ICS1531 Rev N 12/1/99

December, 1999

ICS1531 Data Sheet - Preliminary

3.2.3.4

Phase-Locked Loop Pins

Table 3-6 lists the pins for the phase-locked loop circuitry. For a block diagram that shows the function of

these pins, see Figure 4-1.

3.2.3.5

Industry-Standard 2-Wire Serial Bus Pins

Table 3-6.

Phase-Locked Loop Pins

Name

Type

Pin Description

EXTFIL

Input

External Filter.

This pin works with XFILRET (in this table, see XFILRET) and other components as part of an

optional external filter for the pixel phase-locked loop.

HSYNC

Input

Horizontal Sync.

• This 5-V tolerant pin is the clock input for the pixel PLL.

• Typically this pin is connected to the HSYNC from a PC display controller.

• In this data sheet, this HSYNC signal is also called ‘input HSYNC’.

LOCK

Output

In this table, see the ‘STATUS’ pin name.

PDEN

Input

Phase-Detector Enable.

This pin is the input for the Phase/Frequency Detector enable that can suspend the charge

pump activity. It is 5-V tolerant. (For more information, see Reg 00:1-0 in Section 6.5.1,

“Register 00h: Input Control Register”.)

STATUS

Output

Status (Formerly called ‘Lock’).

This active-low pin works with Reg 2C:1-0 and Reg 12:3-2. The signal on this pin is:

• Low when a lock condition occurs for one of the PLLs selected by Reg 2C:1-0 or 12:3-2.

• High when no lock condition occurs for one of the PLLs selected by Reg 2C:1-0 or 12:3-2.

XFILRET

Input

External Filter Return.

This pin works with EXTFIL (in this table, see EXTFIL) and other components as part of an

optional external filter for the pixel phase-locked loop.

Table 3-7.

Industry-Standard 2-Wire Serial Bus Pins

Name

Type

Pin Description

SBADR

Input

Serial Bus Address.

This pin determines the address for the ICS1531 industry-standard 2-wire serial bus.

• When the signal on this pin is:

– Low, the pixel bit address is 49h for read operations and 48h for write operations.

– High, the pixel bit address is 4Bh for read operations and 4Ah for write operations.

• For more information on this pin, see Section 2.9, “Industry-Standard 2-Wire Serial

Interface”.

SCL

Input

Serial Clock.

This 5-V tolerant pin is the clock for the interface to an industry-standard 2-wire serial bus.

SDA

Input/

Output

Serial Data.

This 5-V tolerant pin connects to the data pin for an industry-standard 2-wire serial bus.

ICS1531 Datenblatt(PDF) 15 Page - Integrated Circuit Systems

ICS1531 Datenblatt(HTML) 15 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datenblatt Download

Link URL