Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ICS1531 Datenblatt(PDF) 42 Page - Integrated Circuit Systems

Teilenummer ICS1531
Bauteilbeschribung  Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1531 Datenblatt(HTML) 42 Page - Integrated Circuit Systems

Back Button ICS1531 Datasheet HTML 38Page - Integrated Circuit Systems ICS1531 Datasheet HTML 39Page - Integrated Circuit Systems ICS1531 Datasheet HTML 40Page - Integrated Circuit Systems ICS1531 Datasheet HTML 41Page - Integrated Circuit Systems ICS1531 Datasheet HTML 42Page - Integrated Circuit Systems ICS1531 Datasheet HTML 43Page - Integrated Circuit Systems ICS1531 Datasheet HTML 44Page - Integrated Circuit Systems ICS1531 Datasheet HTML 45Page - Integrated Circuit Systems ICS1531 Datasheet HTML 46Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 76 page
background image
ICS1531 Rev N 12/1/99
December, 1999
42
Chapter 6
Register Set
ICS1531 Data Sheet - Preliminary
Copyright © 1999, Integrated Circuit Systems, Inc.
All rights reserved.
6.5.23
Register 26h: MCLK-M
The MCLK-M Register is used to divide the reference frequency provided to the MCLK PLL. The ‘M’ value
is used to determine the output frequency of the PLL as specified in the equation given in Section 6.5.24,
“Register 27h: MCLK-N”.
6.5.24
Register 27h: MCLK-N
The MCLK-N Register is used to determine the output frequency of the MCLK.
To determine the MCLK frequency (which is in units of MHz), use the following equation:
FMCLK =
Table 6-23.
MCLK-M Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
26:7-
26:0
MCLK_M [7-0]
MCLK M (Reference Divider) [7-0].
This register includes bits for the MCLK Reference
Divider.
The value in this register is used as the variable ‘M’ in the
frequency equation given in Section 6.5.24, “Register
27h: MCLK-N”.
R/W
D-MK
0
Table 6-24.
MCLK-N Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
27:7-
27:0
MCLK_N [7-0]
MCLK N (Feedback Divider) [7-0].
This register includes bits for the MCLK Feedback
Divider.
The value in this register is used as the variable ‘N’ in
the frequency equation for the MCLK.
R/W
D-MK
0
OSC
× (N + 8)
(M + 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com