Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADAU1761BCPZ-R7 Datenblatt(PDF) 53 Page - Analog Devices

Teilenummer ADAU1761BCPZ-R7
Bauteilbeschribung  SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1761BCPZ-R7 Datenblatt(HTML) 53 Page - Analog Devices

Back Button ADAU1761BCPZ-R7 Datasheet HTML 49Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 50Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 51Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 52Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 53Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 54Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 55Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 56Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 57Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 92 page
background image
Data Sheet
ADAU1761
CONTROL REGISTERS
analog.com
Rev. F | 53 of 92
Table 41. Record Power Management Register
Bits
Bit Name
Description
[6:5]
MXBIAS[1:0]
Mixer amplifier bias boost. Sets the boost level for the bias current of the record path mixers. In some cases, the boost level enhances the
THD + N performance.
Setting
Boost Level
00
Normal operation (default)
01
Boost Level 1
10
Boost Level 2
11
Boost Level 3
[4:3]
ADCBIAS[1:0]
ADC bias control. Sets the bias current for the ADCs based on the mode of operation selected.
Setting
ADC Bias Control
00
Normal operation (default)
01
Extreme power saving
10
Enhanced performance
11
Power saving
[2:1]
RBIAS[1:0]
Record path bias control. Sets the bias current for the PGAs and mixers in the record path.
Setting
Record Path Bias Control
00
Normal operation (default)
01
Reserved
10
Enhanced performance
11
Power saving
R4: Record Mixer Left (Mixer 1) Control 0, 16,394 (0x400A)
This register controls the gain of single-ended inputs for the left channel record path. The left channel record mixer is referred to as Mixer 1.
Table 42.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
LINPG[2:0]
LINNG[2:0]
MX1EN
Table 43. Record Mixer Left (Mixer 1) Control 0 Register
Bits
Bit Name
Description
[6:4]
LINPG[2:0]
Gain for a left channel single-ended input from the LINP pin, input to Mixer 1.
Setting
Gain
000
Mute (default)
001
−12 dB
010
−9 dB
011
−6 dB
100
−3 dB
101
0 dB
110
3 dB
111
6 dB
[3:1]
LINNG[2:0]
Gain for a left channel single-ended input from the LINN pin, input to Mixer 1.
Setting
Gain
000
Mute (default)
001
−12 dB
010
−9 dB
011
−6 dB
100
−3 dB
101
0 dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com