Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADAU1761BCPZ-R7 Datenblatt(PDF) 23 Page - Analog Devices

Teilenummer ADAU1761BCPZ-R7
Bauteilbeschribung  SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAU1761BCPZ-R7 Datenblatt(HTML) 23 Page - Analog Devices

Back Button ADAU1761BCPZ-R7 Datasheet HTML 19Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 20Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 21Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 22Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 23Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 24Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 25Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 26Page - Analog Devices ADAU1761BCPZ-R7 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 92 page
background image
Data Sheet
ADAU1761
STARTUP, INITIALIZATION, AND POWER
analog.com
Rev. F | 23 of 92
Case 2: PLL Is Used
The core clock to the entire chip is off during the PLL lock acquisi-
tion period. The user can poll the lock bit to determine when the
PLL has locked. After lock is acquired, the ADAU1761 can be
started by asserting the core clock enable bit (COREN) in Register
R0 (clock control register, Address 0x4000). This bit enables the
core clock to all the internal blocks of the ADAU1761.
PLL Lock Acquisition
During the lock acquisition period, only Register R0 (Address
0x4000) and Register R1 (Address 0x4002) are accessible through
the control port. Because all other registers require a valid main
clock for reading and writing, do not attempt to access any other
register. Any read or write is prohibited until the core clock enable
bit (COREN) and the lock bit are both asserted.
To program the PLL during initialization or reconfiguration of the
clock setting, the following procedure must be followed:
1. Power down the PLL.
2. Reset the PLL control register.
3. Start the PLL.
4. Poll the lock bit.
5. Assert the core clock enable bit after the PLL lock is acquired.
The PLL control register (Register R1, Address 0x4002) is a 48‑bit
register where all bits must be written with a single continuous write
to the control port.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com