ADAU1761BCPZ-R7 datasheet(81/92 Pages) AD

81 / 92 page

Data Sheet

ADAU1761

CONTROL REGISTERS

analog.com

Rev. F | 81 of 92

Table 140. DSP Run Register

Bits

Bit Name

Description

DSPRUN

Run the DSP. Set the DSPEN bit in Register R61 (Address 0x40F5) before setting this bit.

0 = DSP off (default).

1 = run the DSP.

R63: DSP Slew Modes, 16,631 (0x40F7)

The DSP slew modes register sets the slew source for each output. The slew source can be either the DSP (digital slew) or the codec (analog

slew). When these bits are set to Logic 0, the codec provides volume slew according to the ASLEW[1:0] bits in Register R34 (playback

pop/click suppression register, Address 0x4028). When these bits are set to Logic 1, the slew is provided and defined by the DSP program,

disabling the codec volume slew.

Table 141.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

MOSLW

ROSLW

LOSLW

RHPSLW

LHPSLW

Table 142. DSP Slew Modes Register

Bits

Bit Name

Description

MOSLW

Mono output slew generation.

0 = codec (default).

1 = DSP.

ROSLW

Line output right slew generation.

0 = codec (default).

1 = DSP.

LOSLW

Line output left slew generation.

0 = codec (default).

1 = DSP.

RHPSLW

Headphone right slew generation.

0 = codec (default).

1 = DSP.

LHPSLW

Headphone left slew generation.

0 = codec (default).

1 = DSP.

R64: Serial Port Sampling Rate, 16,632 (0x40F8)

Table 143.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reserved

SPSR[2:0]

Table 144. Serial Port Sampling Rate Register

Bits

Bit Name

Description

[2:0]

SPSR[2:0]

Serial port sampling rate. The serial port sampling rate is a ratio of the base sampling rate, fS. The base sampling rate is determined by

the operating frequency of the core clock. For most applications, the serial port sampling rate should equal the converter sampling rate (set

using the CONVSR[2:0] bits in Register R17) and the DSP sampling rate (set using the DSPSR[3:0] bits in Register R57).

Setting

Sampling Rate

Base Sampling Rate (fS = 48 kHz)

000

48 kHz, base (default)

001

fS/6

8 kHz

010

fS/4

12 kHz

011

fS/3

16 kHz

ADAU1761BCPZ-R7 Datenblatt(PDF) 81 Page - Analog Devices

ADAU1761BCPZ-R7 Datenblatt(HTML) 81 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datenblatt Download

Link URL