| Datenblatt-Suchmaschine für elektronische Bauteile |
|
AS8515 Datenblatt(PDF) 35 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS8515 Datenblatt(HTML) 35 Page - ams AG |
|
35 / 65 page ![]() www.ams.com Revision 0.7 35 - 65 AS8515 Datasheet - AS8515 Bottom Die Overvi ew Figure 24. Bottom Die Device Initialization Sequence at Soft-reset 8.8.2 Soft-reset of the Measurement Path Using Bit D[7] of Reset Register 0x09 Measurement path also can be reset by using D[6] bit of Reset Register at 0x09. On applying soft-reset only signal measurement path registers will be reset. For applying this reset, device should be in STOP state. If the device is working with external clock, at the time of soft-reset the clock needs to be disabled. 8.8.3 Reconfiguring Gain Setting of PGA Only PGA gain settings can be changed dynamically while ADC conversions are in progress. When PGA gain settings are changed, the first sample from the ADC is invalid. Ignore the first interrupt after the gain re-configuration. Valid data starts from the second interrupt onwards. Figure 25. Bottom Die - Re-configuration of Gain Setting of PGA 8.8.4 Configuring the Device During Normal Mode Following registers can be programmed dynamically when the device is in operational mode (Normal mode). ACH_CTL_REG address is 0x17 for channel selection on the voltage measurement path PGA_CTL_REG address is 0x13 for gain setting PD_CTL_REG2 address is 0x15 for PGA Bypass ISC_CTL_REG address is 0x18 for current source programmability During the operation (Normal mode) of the device, if any of the registers need to be programmed or changed other than the above mentioned registers, then it is required to STOP the device by writing into MOD_CTL_REG “STOP” bit and configure the device as per the requirements and start the device. DATA-N DATA-N+1 D4 D1 D2 D3 D4 D1 TDATA_STATUS_RD TDATA_VALID TDATA_INVALID Re-Configure Device Start ADC INT CHOP_CLK Channel Data Register 0x0000 DATA1 DATA2 D1 D2 D 3 D4 D1 D2 D3 D4 D1 D2 D3 D4 500µS 1.5mS TDATA_STATUS_RD TDATA_VALID TDATA_INVALID Soft Reset UsingD7 DATA-N DATA-N+1 D4 D1 D2 D3 D4 TDATA_STATUS_RD TDATA_VALID TDATA_INVALID INT CHOP_CLK Channel Data Register DATA1 DATA2 D2 D3 D4 D1 D2 D3 D4 D1 D2 D3 D4 TDATA_STATUS_RD TDATA_VALID TDATA_INVALID D1 TDATA_STATUS_RD GainRe-Configurationcan be carriedout inthis slot, skipnext interrupt andChannel Data. ReadChannel data in this slot VALID DATA |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |