| Datenblatt-Suchmaschine für elektronische Bauteile |
|
MPC5644BCAMMJ1 Datenblatt(PDF) 43 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC5644BCAMMJ1 Datenblatt(HTML) 43 Page - NXP Semiconductors |
|
43 / 116 page ![]() Electrical Characteristics MPC5646C Microcontroller DataSheet, Rev. 7 NXP Semiconductors 43 NOTE SRAM retention guaranteed to LVD levels. VIN SR Voltage on any GPIO pin with respect to ground (VSS_HV) —VSS_HV –0.1 — V Relative to VDD_HV_A/HV_B —VDD_HV_A/HV_B +0.1 IINJPAD SR Injected input current on any pin during overload condition —–5 5 mA IINJSUM SR Absolute sum of all injected input currents during overload condition — –50 50 TVDD SR VDD_HV_A slope to ensure correct power up8 —— 0.5 V/µs — 0.5 — V/min TA C-Grade Part SR Ambient temperature under bias — −40 85 °C TJ C-Grade Part SR Junction temperature under bias — −40 110 TA V-Grade Part SR Ambient temperature under bias — −40 105 TJ V-Grade Part SR Junction temperature under bias — −40 130 TA M-Grade Part SR Ambient temperature under bias — −40 125 TJ M-Grade Part SR Junction temperature under bias — −40 150 1 100 nF EMI capacitance need to be provided between each VDD/VSS_HV pair. 2 Full device operation is guaranteed by design from 3.0 V–5.5 V. OSC functionality is guaranteed from the entire range 3.0V–5.5 V, the parametrics measured are at 3.0V and 5.5V (extreme voltage ranges to cover the range of operation). The parametrics might have some variation in the intermediate voltage range, but there is no impact to functionality. 3 100 nF EMI capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 10 µF bulk capacitance needs to be provided as CREG on each VDD_LV pin. 4 This voltage is internally generated by the device and no external voltage should be supplied. 5 100 nF capacitance needs to be provided between V DD_HV_(ADC0/ADC1)/VSS_HV_(ADC0/ADC1) pair. 6 Both the relative and the fixed conditions must be met. For instance: If V DD_HV_A is 5.9 V, VDD_HV_ADC0 maximum value is 6.0 V then, despite the relative condition, the max value is VDD_HV_A +0.3 =6.2 V. 7 PA3, PA7, PA10, PA11 and PE12 ADC_1 channels are coming from V DD_HV_B domain hence VDD_HV_ADC1 should be within ±100 mV of VDD_HV_B when these channels are used for ADC_1. 8 Guaranteed by device validation. Table 10. Recommended operating conditions (5.0 V) (continued) Symbol Parameter Conditions Value Unit Min Max |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |