 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
MPC5644BCAMMJ1 Datenblatt(PDF) 6 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC5644BCAMMJ1 Datenblatt(HTML) 6 Page - NXP Semiconductors |
|
|
6 / 116 page  MPC5646C Microcontroller DataSheet, Rev. 7 Block diagram NXP Semiconductors 6 2 Block diagram Figure 1 shows the detailed block diagram of the MPC5646C. Figure 1. MPC5646C block diagram 8 × DSPI FMPLL Nexus 3+ SRAM SIUL Reset Control 2 × 128 KB External IMUX GPIO & JTAGC Pad Control JTAG Port Nexus Port e200z0h Interrupt requests 6 × FlexCAN Peripheral Bridge Interrupt Request Interrupt Request I/O Clocks Instructions Data Voltage regulator NMI1 SWT 8 × 4 × STM NMI1 INTC I2C 10 × LINFlexD 27 ch or 33 ch (2) CMU 2 × SRAM Flash memory Code Flash 2 × 1.5 MB Data Flash 64 KB MC_PCU MC_ME MC_CGM MC_RGM BAM CTU RTC/API SSCM (Master) (Master) (Slave) (Slave) (Slave) controller controller ADC Analog-to-Digital Converter BAM Boot Assist Module CSE Cryptographic Services Engine CAN Controller Area Network (FlexCAN) CMU Clock Monitor Unit CTU Cross Triggering Unit DMAMUX DMA Channel Multiplexer DSPI Deserial Serial Peripheral Interface eDMA enhanced Direct Memory Access FlexCAN Controller Area Network controller modules FEC Fast Ethenet Controller eMIOS Enhanced Modular Input Output System ECSM Error Correction Status Module FMPLL Frequency-Modulated Phase-Locked Loop FlexRay FlexRay Communication Controller I2C Inter-integrated Circuit Bus IMUX Internal Multiplexer INTC Interrupt Controller MPU ECSM from peripheral registers blocks eMIOS e200z4d Nexus 3+ Nexus CSE FEC FlexRay WKPU 16 x Semaphores STCU NMI0 NMI0 Instructions (Master) Data (Master) ADC 1 × 10-bit CAN Sampler ADC 10 ch(1) 1 × 12-bit PIT RTI 2 × 32 ch DMAMUX (3) (3) Notes: 1) 10 dedicated channels plus up to 19 shared channels. See the device-comparison table. 2) Package dependent. 27 or 33 dedicated channels plus up to 19 shared channels. See the device-comparison table. 3) (Master) eDMA 16 x precision channels (ANP) are mapped on input only I/O cells. JTAGC JTAG controller LINFlexD Local Interconnect Network Flexible with DMA support MC_ME Mode Entry Module MC_CGM Clock Generation Module MC_PCU Power Control Unit MC_RGM Reset Generation Module MPU Memory Protection Unit Nexus Nexus Development Interface NMI Non-Maskable Interrupt PIT_RTI Periodic Interrupt Timer with Real-Time Interrupt RTC/API Real-Time Clock/ Autonomous Periodic Interrupt SIUL System Integration Unit Lite SRAM Static Random-Access Memory SSCM System Status Configuration Module STM System Timer Module SWT Software Watchdog Timer STCU Self Test Control Unit WKPU Wakeup Unit Legend: |
|
Link URL |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Link zum Datenblatt | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
