ATtiny45 datasheet(89/196 Pages) ATMEL

89 / 196 page

7598H–AVR–07/09

ATtiny25/45/85

In PWM mode (either PWM1A=1 or PWM1B=1) the bit TOV1 is set (one) when compare match

occurs between Timer/Counter1 and data value in OCR1C - Output Compare Register 1C.

Clearing the Timer/Counter1 with the bit CTC1 does not generate an overflow.

When the SREG I-bit, and TOIE1 (Timer/Counter1 Overflow Interrupt Enable), and TOV1 are set

(one), the Timer/Counter1 Overflow interrupt is executed.

• Bit 0 - Res: Reserved Bit

This bit is a reserved bit in the ATtiny25/45/85 and always reads as zero.

14.1.9

PLL Control and Status Register - PLLCSR

• Bit 7- LSM: Low Speed Mode

The high speed mode is enabled as default and the fast peripheral clock is 64 MHz, but the low

speed mode can be set by writing the LSM bit to one. Then the fast peripheral clock is scaled

down to 32 MHz. The low speed mode must be set, if the supply voltage is below 2.7 volts,

because the Timer/Counter1 is not running fast enough on low voltage levels. It is highly recom-

mended that Timer/Counter1 is stopped whenever the LSM bit is changed.

• Bit 6.. 3- Res : Reserved Bits

These bits are reserved bits in the ATtiny25/45/85 and always read as zero.

• Bit 2- PCKE: PCK Enable

The PCKE bit change the Timer/Counter1 clock source. When it is set, the asynchronous clock

mode is enabled and fast 64 MHz (or 32 MHz in Low Speed Mode) PCK clock is used as

Timer/Counter1 clock source. If this bit is cleared, the synchronous clock mode is enabled, and

system clock CK is used as Timer/Counter1 clock source. This bit can be set only if PLLE bit is

set. It is safe to set this bit only when the PLL is locked i.e the PLOCK bit is 1. The bit PCKE can

only be set, if the PLL has been enabled earlier.

• Bit 1- PLLE: PLL Enable

When the PLLE is set, the PLL is started and if needed internal RC-oscillator is started as a PLL

reference clock. If PLL is selected as a system clock source the value for this bit is always 1.

• Bit 0- PLOCK: PLL Lock Detector

When the PLOCK bit is set, the PLL is locked to the reference clock, and it is safe to enable PCK

for Timer/Counter1. After the PLL is enabled, it takes about 100 micro seconds for the PLL to

lock.

14.1.10

Timer/Counter1 Initialization for Asynchronous Mode

To change Timer/Counter1 to the asynchronous mode, first enable PLL, wait 100 µs before poll-

ing the PLOCK bit until it is set, and then set the PCKE bit.

Bit

765

43210

$27 ($27)

LSM

PCKE

PLLE

PLOCK

PLLCSR

Read/Write

R/W

RRRR

R/W

Initial value

0/1

ATtiny45 Datenblatt(PDF) 89 Page - ATMEL Corporation

ATtiny45 Datenblatt(HTML) 89 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datenblatt Download

Link URL