Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SPRUG18 Datenblatt(PDF) 60 Page - Texas Instruments

Teilenummer SPRUG18
Bauteilbeschribung  TMS320C6474 Multicore Digital Signal Processor
PDF  214 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SPRUG18 Datenblatt(HTML) 60 Page - Texas Instruments

Back Button SPRUG18 Datasheet HTML 56Page - Texas Instruments SPRUG18 Datasheet HTML 57Page - Texas Instruments SPRUG18 Datasheet HTML 58Page - Texas Instruments SPRUG18 Datasheet HTML 59Page - Texas Instruments SPRUG18 Datasheet HTML 60Page - Texas Instruments SPRUG18 Datasheet HTML 61Page - Texas Instruments SPRUG18 Datasheet HTML 62Page - Texas Instruments SPRUG18 Datasheet HTML 63Page - Texas Instruments SPRUG18 Datasheet HTML 64Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 214 page
background image
L1D Mode Bits
000
001
010
011
100
L1D Memory
Block Base
Address
00F0 0000
1/2
SRAM
16K bytes
00F0 4000
3/4
SRAM
8K bytes
00F0 6000
7/8
SRAM
4K bytes
00F0 7000
All
SRAM
Cache
Cache
Cache
Cache
4K bytes
00F0 8000
L2ModeBits
010
011
100
L2Memory
BlockBase Address
00800000
75%
SRAM
768Kbytes
87.5%
SRAM
128Kbytes
008C0000
93.75%
SRAM
64Kbytes
008E0000
32Kbytes
008F0000
Cache
6.25%
Cache
12.5%
Cache
25%
008F8000
32Kbytes
000
001
96.875%
SRAM
100%
All
SRAM
Cache
3.125%
TMS320C6474
SPRS552H
– OCTOBER 2008 – REVISED APRIL 2011
www.ti.com
Figure 5-3. TMS320C6474 L1D Memory Configurations
Each core has 1024K bytes of local L2 RAM, with up to 256KB configurable as cache. The following figure
provides the possible memory maps for the local L2. The L2 memory is typically shared across the two
unified memory access ports (UMAP0 and UMAP1). The L2 SRAM begins at the same address.
Figure 5-4. L2 Memory Configuration 1024KB
All memory on the device has a unique location in the memory (see Section 2.3, Memory Map Summary).
Global addresses that are accessible to all masters in the system are in all memory local to the
processors. Additionally, local memory can be accessed directly by the associated processor through
aliased addresses, where the eight MSBs are masked to zero. The aliasing is handled within the C64x+
Megamodule and allows for common code to be run unmodified on multiple cores. For example, address
60
C64x+ Megamodule
Copyright
© 2008–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s) :TMS320C6474



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com