Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TMS570LS3137 Datenblatt(PDF) 62 Page - Texas Instruments

Click here to check the latest version.
Teilenummer TMS570LS3137
Bauteilbeschribung  TMS570LS3137 16/32-Bit RISC Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS570LS3137 Datenblatt(HTML) 62 Page - Texas Instruments

Back Button TMS570LS3137 Datasheet HTML 58Page - Texas Instruments TMS570LS3137 Datasheet HTML 59Page - Texas Instruments TMS570LS3137 Datasheet HTML 60Page - Texas Instruments TMS570LS3137 Datasheet HTML 61Page - Texas Instruments TMS570LS3137 Datasheet HTML 62Page - Texas Instruments TMS570LS3137 Datasheet HTML 63Page - Texas Instruments TMS570LS3137 Datasheet HTML 64Page - Texas Instruments TMS570LS3137 Datasheet HTML 65Page - Texas Instruments TMS570LS3137 Datasheet HTML 66Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 159 page
background image
/NR
/1 to /64
OSCIN
PLL
INTCLK
/OD
/1 to /8
VCOCLK
/R
/1 to /32
post_ODCLK
/NF
/1 to /256
PLLCLK
/NR2
/1 to /64
OSCIN
PLL#2
INTCLK2
/OD2
/1 to /8
VCOCLK2
/R2
/1 to /32
post_ODCLK2
/NF2
/1 to /256
PLL2CLK
fPLLCLK = (fOSCIN / NR) * NF / (OD * R)
f
PLL2CLK = (fOSCIN / NR2) * NF2 / (OD2 * R2)
TMS570LS3137
SPNS162.
– SEPTEMBER 2011
www.ti.com
4.6.1.3
Phase Locked Loop (PLL) Clock Modules
The PLL is used to multiply the input frequency to some higher frequency.
The main features of the PLL are:
Frequency modulation can be optionally superimposed on the synthesized frequency of PLL1. The
frequency modulation capability of PLL2 is permanently disabled.
Configurable frequency multipliers and dividers.
Built-in PLL Slip monitoring circuit.
Option to reset the device on a PLL slip detection.
4.6.1.3.1 Block Diagram
Figure 4-6 shows a high-level block diagram of the two PLL macros on this microcontroller. PLLCTL1 and
PLLCTL2 are used to configure the multiplier and dividers for the PLL1. PLLCTL3 is used to configure the
multiplier and dividers for PLL2.
Figure 4-6. ZWT PLLx Block Diagram
4.6.1.3.2 PLL Timing Specifications
Table 4-11. PLL Timing Specifications
PARAMETER
MIN
MAX
UNIT
fINTCLK
PLL1 Reference Clock frequency
1
f(OSC_SQR)
MHz
fpost_ODCLK
Post-ODCLK
– PLL1 Post-divider input
400
MHz
clock frequency
fVCOCLK
VCOCLK
– PLL1 Output Divider (OD) input
550
MHz
clock frequency
fINTCLK2
PLL2 Reference Clock frequency
1
f(OSC_SQR)
MHz
fpost_ODCLK2
Post-ODCLK
– PLL2 Post-divider input
400
MHz
clock frequency
fVCOCLK2
VCOCLK
– PLL2 Output Divider (OD) input
550
MHz
clock frequency
62
System Information and Electrical Specifications
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: TMS570LS3137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datenblatt Download

Go To PDF Page


Link URL



War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Link zum Datenblatt    |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com